Modules running in the period selected: 1.
Click on the module to see the timetable and course details.
Course | Name | Total credits | Online | Teacher credits | Modules offered by this teacher |
---|---|---|---|---|---|
Bachelor’s degree in Communication Studies | Basic Information Technology SC (i) (2012/2013) | 6 |
![]() |
6 |
Topic | Description | Research area |
---|---|---|
Embedded system design | Design techniques for the automatic generation of embedded hardware/software starting from transactional level models (TLM) and with emphasis on: - TLM-RTL synthesis and abstraction - RTL-to-SW abstraction - TLM transactor generation - Device-driver generation - Embedded SW for multicore systems - Hardware description language-based modeling - Middleware-based design |
Cyber-physical systems
Embedded and cyber-physical systems |
Strada le Grazie 15
37134 Verona
VAT number
01541040232
Italian Fiscal Code
93009870234
© 2022 | Verona University | Credits