Alessandro Venturelli

default
E-mail
alessandro|venturelli*univr|it <== Replace | with . and * with @ to have the right email address.
Not present since
December 31, 2010
Position
Research Scholarship Holders

Modules

Modules running in the period selected: 0.
Click on the module to see the timetable and course details.


News for students

There you will find information, resources and services useful during your time at the University (Student’s exam record, your study plan on ESSE3, Distance Learning courses, university email account, office forms, administrative procedures, etc.). You can log into MyUnivr with your GIA login details: only in this way will you be able to receive notification of all the notices from your teachers and your secretariat via email and soon also via the Univr app.

MyUnivr
 
Research interests
Topic Description Research area
Embedded system design Design techniques for the automatic generation of embedded hardware/software starting from transactional level models (TLM) and with emphasis on: - TLM-RTL synthesis and abstraction - RTL-to-SW abstraction - TLM transactor generation - Device-driver generation - Embedded SW for multicore systems - Hardware description language-based modeling - Middleware-based design Cyber-physical systems
Embedded and cyber-physical systems
Projects
Title Starting date
Modellazione e verifica di sistemi embedded 11/26/09
Sviluppo degli ambienti di progettazione per sistemi embedded HIFSuite e ZigBeeSuite 11/7/08





Organization

Department facilities