Modules running in the period selected: 0.
Click on the module to see the timetable and course details.
There you will find information, resources and services useful during your time at the University (Student’s exam record, your study plan on ESSE3, Distance Learning courses, university email account, office forms, administrative procedures, etc.). You can log into MyUnivr with your GIA login details: only in this way will you be able to receive notification of all the notices from your teachers and your secretariat via email and soon also via the Univr app.MyUnivr
|Embedded system design||Design techniques for the automatic generation of embedded hardware/software starting from transactional level models (TLM) and with emphasis on: - TLM-RTL synthesis and abstraction - RTL-to-SW abstraction - TLM transactor generation - Device-driver generation - Embedded SW for multicore systems - Hardware description language-based modeling - Middleware-based design||
Embedded and cyber-physical systems
|Modellazione e verifica di sistemi embedded||11/26/09|
|Sviluppo degli ambienti di progettazione per sistemi embedded HIFSuite e ZigBeeSuite||11/7/08|
Strada le Grazie 15
VAT number 01541040232
Italian Fiscal Code 93009870234
© 2022 | Verona University | Credits