Modules running in the period selected: 0.
Click on the module to see the timetable and course details.
Title | Starting date |
---|---|
Analysis and development of image processing algorithms in FPGA | 10/1/04 |
Sistema di visione stereo per l'estrazione di dati tridimensionali in tempo reale | 2/3/04 |
Strada le Grazie 15
37134 Verona
VAT number
01541040232
Italian Fiscal Code
93009870234
© 2022 | Verona University | Credits