Modules running in the period selected: 0.
Click on the module to see the timetable and course details.
|Embedded system design||Design techniques for the automatic generation of embedded hardware/software starting from transactional level models (TLM) and with emphasis on: - TLM-RTL synthesis and abstraction - RTL-to-SW abstraction - TLM transactor generation - Device-driver generation - Embedded SW for multicore systems - Hardware description language-based modeling - Middleware-based design||
Computer systems organization - Embedded and cyber-physical systems
|Embedded system verification||Verification techniques for embedded systems at different abstraction levels, with particular emphasis on: - Static verification - Dynamic verification - Semi-formal verification - Hybrid and real-time systems||
Hardware - Hardware validation
|Modellazione e verifica di sistemi embedded||11/26/09|
Strada le Grazie 15
VAT number 01541040232
Italian Fiscal Code 93009870234
© 2017 | Verona University | Credits