The Composite design pattern is an exemplar of specification and
verification challenges for sequential object-oriented programs.
Region logic is a Hoare logic augmented with state dependent
``modifies'' specifications based on simple notations for object sets.
Using ordinary first order logic assertions, it supports local
reasoning and also the hiding of invariants on encapsulated state, in
ways similar to separation logic but suited to off-the-shelf SMT
solvers. We will use region logic to specify and verify a
representative implementation of the Composite design pattern. To
evaluate efficacy of the specification, it is used in verifications of
several sample client programs including one with hiding.
Verification is performed using a verifier for region logic built on
top of the Boogie verification condition generator which in turn
serves as a front end to the Z3 SMT solver.
Strada le Grazie 15
Partita IVA 01541040232
Codice Fiscale 93009870234
© 2018 | Università degli studi di Verona | Credits