

Curriculum Vitae et Studiorum

Graziano Pravadelli

1. Personal data	2
2. National scientific qualifications	2
3. Higher education	2
4. Awards	3
5. Scholarships and grants	3
6. Research interests	4
6.1 Modelling and simulation of embedded systems	4
6.2 Semi-formal approaches for embedded system verification	5
6.3 Fault models and test generation for embedded systems	6
6.4 System-level power consumption estimation of embedded systems	7
7. Transfer of technology	7
8. Teaching activities and teaching books	8
9. Advising activities	8
10. Organizational activities	9
10.1 Funded European projects with peer review	9
10.2 Funded National projects with peer review	11
10.3 Industrial projects	13
10.4 Participation in programme committees and referee activities	14
10.5 Institutional activity concerning quality assurance	15
10.6 Other institutional activity	15
11. Publications	16
11.1 International journals	16
11.2 International conferences	17
11.3 Book chapters	25
11.4 Edited books	26

1. Personal data

Place and date of birth:

Legnago (VR) Italy, 04 July 1974.

Marital status:

Married since July 2003, two sons.

Current position:

Associate professor, Università degli Studi di Verona, Italy, since January 2011.

Co-founder and head of production of EDALab s.r.l. (<http://www.edalab.it>), since July 2007.

IEEE senior member

Working address:

Dipartimento di Informatica, Università degli Studi di Verona.

Ca' Vignal 2, Strada Le Grazie 15, 37134 Verona, Italy.

Tel.: 045 8027085, Fax: 045 8027068

Email: graziano.pravadelli@univr.it – graziano.pravadelli@edalab.it

Web page: <http://www.di.univr.it/~pravadelli>

Previous positions:

Assistant professor, Università degli Studi di Verona, Italy, from January 2005 to December 2010.

Post-doc, Università degli Studi di Verona, Italy, from April 2004 to December 2004.

2. National scientific qualifications

National Scientific Qualification for full professor (01/B1) acquired on 19/01/2015.

National Scientific Qualification for full professor (09/H1) acquired on 04/04/2017.

3. Higher education

Ph.D.:

Ph.D., Computer Science, Università degli Studi di Verona, Italy, March 2004.

Thesis title: “*Using functional verification to evaluate the accuracy of model checking applied to embedded systems: theory and application*” (advisor: Prof. Franco Fummi).

Laurea:

Laurea degree (summa cum laude), Computer Science, Università degli Studi di Verona, Italy, April 2001. Thesis title (in Italian): “*Simulazione di errore per descrizioni VHDL e SystemC per il test funzionale*” (“*Functional test by fault simulation for VHDL and SystemC models*”) (advisor: Prof. Franco Fummi).

4. Awards**Best paper candidate:**

A. Danese, F. Filini, G. Pravadelli “A Time-Window Based Approach for Dynamic Assertions Mining on Control Signals”, In: IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SOC). Daejeon, Korea, 5-7 October 2015.

F. Cucchetto, A. Lonardi, G. Pravadelli “*A common architecture for co-simulation of SystemC models in QEMU and OVP virtual platforms*”, In: FIP/IEEE International Conference on Very Large Scale Integration (VLSI-SOC). Playa del Carmen, Mexico, 6-8 October 2014.

M. Bonato, G. Di Guglielmo, M. Fujita, F. Fummi, G. Pravadelli, “*Dynamic property mining for embedded software*”. In: ACM/IEEE International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS). Tampere, Finland, 7-12 October 2012, p. 187-196.

N. Bombieri, F. Fummi, G. Pravadelli. *A Mutation Model for the SystemC TLM 2.0 Communication Interfaces*. In: ACM/IEEE Design, Automation and Test in Europe (DATE). Munich, Germany, 10-14 March 2008, p. 396-401.

Selected best paper:

G. Di Guglielmo, F. Fummi, C. Marconcini, G. Pravadelli . *FATE: a Functional ATPG to Traverse unstabilized EFSMs*. In: IEEE European Test Symposium (ETS). Southampton, UK, 21-24 May 2006. p. 179-184.

5. Scholarships and grants**November 2006:**

Research grant “Giovani ricercatori 2006”, Dipartimento di Informatica, Università degli Studi di Verona, Verona, Italy (1 year).

June 2004:

SIGDA grant for presenting the PhD thesis at the “7th SIGDA PhD Forum” co-located with the “41st ACM/IEEE Design Automation Conference (DAC)”, San Diego, CA, USA.

- January 2002:** Research grant “Giovani ricercatori 2001”, Dipartimento di Informatica, Università degli studi di Verona, Verona, Italy (1 year)
- January 2001:** Italian ministry scholarship supporting the PhD course (3 years).

6. Research interests

The research activity of Graziano Pravadelli is related to the following four main fields, partially supported by the research projects reported in Section 9.

1. Modelling and simulation of embedded systems.
2. Semi-formal approaches for embedded system verification.
3. Fault models and test generation for embedded systems.
4. System-level power consumption estimation of embedded systems.

Therefore, research interests of Graziano Pravadelli concern main aspects of the design of embedded systems, including modelling, simulation, verification and testing.

6.1 Modelling and simulation of embedded systems

The ever increasing complexity of modern embedded systems requires that designers consider heterogeneous and often conflicting aspects, such as, for example, the adoption of different levels of abstraction, the integration of digital and analog components, the use of HW dependent software, the awareness of the presence of a physical environment in which the system is embedded, etc. This heterogeneity has been addressed through various modelling and simulation approaches, by adopting both top-down and bottom-up methodologies, and by integrating model-based design, component-based design and co-simulation-based techniques. However, it is evident the lack of a computational model widely accepted that allows integrating heterogeneous components in a homogeneous description that can be easily manipulated and simulated during the various stages of the design flow.

In this context, Graziano Pravadelli coordinated the definition and implementation of a virtual prototyping and modelling environment for embedded systems (HIFSuite – <http://www.hifsuite.com>) based on the HIF (Heterogeneous Intermediate Format) interchange format, and the definition of the UNIVERcm (Universal Versatile Computational Model) computational model that allows to formalize the semantics of HIF descriptions [5, 36].

Based on HIFSuite, Graziano Pravadelli eventually set up various techniques and methodologies for modelling, integration, simulation and verification of embedded systems [8, 21, 32, 41, 43, 44, 52, 112]. Of particular interest it is the definition of an automatic technique for the abstraction of RTL (Register Transfer Level) models to TLM (Transaction Level Model) models [8], which avoids the co-simulation of mixed-RTL-TLM descriptions that slows down the simulation speed (those RTL), to take full advantage of the greater speed of TLM models.

Most of the activities related to HIFSuite and UNIVERcm were made as part of European projects SYMBAD, VERTIGO, CONTREX, COMPLEX, SMAC and TOUCHMORE for which HIFSuite has become the main tool for the creation of virtual platforms for simulation and verification of complex systems. HIFSuite is currently a commercial product of EDALab.

6.2 Semi-formal approaches for embedded system verification

In the context of verification of embedded systems, the research activities of Graziano Pravadelli focuses on the definition of semi-formal techniques and in particular on the study of approaches for automation and optimization of verification methodologies based on assertions. In this context, the main covered research fields are:

- Assertion-based verification for embedded software [2, 3, 7, 40, 45, 47, 51, 53, 55]. The main contribution of Graziano Pravadelli is represented by having defined a methodology and an automated tool (radCHECK - <http://www.verificationsuite.com>) to apply assertion-based verification (ABV) to the world of embedded SW. ABV techniques are mainly oriented to check descriptions based on transition systems (e.g., extended finite state machines) typical of the RTL abstraction level, where the time reference for synchronization of models and checkers (simulated components corresponding to the desired assertions) is closely related to the concept of clock cycle. In the context of the embedded software, the absence of such a precise time reference makes it much more difficult to apply ABV techniques. This limitation has been overcome in [4, 45] using the principles of model-based modelling. The research has led the implementation of radCHECK, an automated tool for assertion-based verification of embedded software developed under the VAFER project. radCHECK is currently marketed by STMProducts and developed in collaboration with EDALab with the scientific supervision of Graziano Pravadelli. Other relevant contributions were produced as part of the optimization of assertions in real-time systems, to avoid that the timing constraints imposed by such systems were missed because of the time required for the verification of statements in a context of self-checking [7, 40, 55].
- Automatic generation of assertions [20, 26, 28, 29, 33, 44, 113]. In these works, the traditional flow that involves first defining assertions corresponding to the specifications and then checking them has been reversed. In [28, 33, 44] some methods are presented for automatic extraction of temporal assertions from simulation traces of HW/SW descriptions. Mined assertions can then be compared with the initial specifications to analyse the presence of discrepancies, which would be symptom of an incorrect implementation. Compared to techniques already existing in the literature that extract only Boolean properties, the approaches proposed by Graziano Pravadelli are distinguished by the ability to generate assertions that predicate both at Boolean and non-Boolean domains by extracting arithmetic-logic expression on Boolean, integer and float data types. Extraction of invariants, i.e., arithmetic logic expressions that represent a stable condition

holding on the analysed execution traces, has been investigated too [26, 29] by proposing efficient strategies exploiting the power of GPU architecture for speeding-up the mining phase.

- Reuse and automatic abstraction of assertions [2, 3, 34, 52, 56]. The issues related to the integration and simulation of descriptions represented at different levels of abstraction (e.g., RTL and TLM) and on different domains (e.g., analog, digital) have a great impact in the context of verification too. An assertion initially written for an analog model can not be reused to check the corresponding digital model after its discretization. Similarly, an assertion defined at RTL level need to be rewritten when moving towards the TLM level. In this context, the activity of Graziano Pravadelli was concentrated in the definition of methodologies for the automatic reuse and abstraction of assertions between different domains and abstraction levels in order to avoid costly (in terms of time) and risky (in terms of errors that can be introduced) manuals redefinition. In particular, while there are several works that propose approaches for re-use of assertions from TLM to RTL, the abstraction of assertions from RTL to TLM has been addressed for the first time in [2, 3, 34].
- Assertion qualification [15, 16, 20, 27, 64, 70, 76, 94]. The lack of exhaustiveness is one of the biggest problems related to the use of simulation-based techniques for digital system validation. Formal verification aims at overcoming this problem by proving assertions on mathematical models representing the system implementation. In this context, temporal logic assertions are defined to formally check the correctness of a design implementation with respect to the specification. However, the use of assertions cannot completely assure the correctness of the design implementation. Assertion's vacuity, incompleteness and inconsistency may prevent the effectiveness of assertion-based verification approaches, leading the verification engineers to a false sense of security. To improve the degree of confidence on assertion-based verification, Graziano Pravadelli has proposed several techniques to qualify the set of assertions in terms of design coverage [15, 16, 70, 94], vacuity analysis [64, 76] and degree of interestingness [27], when used for checking the correctness of a model. The work of Pravadelli distinguishes from previous approaches since it is based on mutant analysis rather than symbolic methods, which guarantees a more accurate estimation of assertion quality in a shorter time.

Most of the activities related to the semi-formal-verification of embedded systems have been undertaken under the projects EFFORT, VAFER, OPTIMUM and SMAC and collaborations between EDALab and the University of Verona.

6.3 Fault models and test generation for embedded systems

Automatic test pattern generation is the basis of all the verification techniques that are based on simulation. Very often this generation is driven by metrics that require the application of fault models to simulate the presence of errors (design) or defects (physical) within the model and/or its implementation. Such metrics measure the quality of the generated sequences according to their ability to "find" faults injected by comparing the results of the fault-free model/implementation with those of the

models/implementations perturbed by faults. In this context, Graziano Pravadelli has proposed numerous techniques for the generation of test sequences integrating symbolic, concolic and concrete approaches [9, 24, 50]. In addition, Graziano Pravadelli defined a language for specifying test sequences (Testbench Specification Language) [42, 34] particularly suitable to represent constraints that must be met to activate (and then test) special conditions that would not be analysed by using traditional probabilistic approaches and that would require too space-time consuming resources for an exhaustive evaluation.

Graziano Pravadelli worked also on fault modelling strategies [1, 6, 3, 22, 38, 43, 54], both for hardware descriptions and embedded software. In particular, it is worth noting the work published in [9] where for the first time a fault model for TLM description is proposed.

Most of the activities related to the semi-formal-verification of embedded systems were carried on as part of the VAFER and OPTIMUM projects and collaborations between EDALab and the University of Verona.

6.4 System-level power consumption estimation of embedded systems

Recently, Graziano Pravadelli has moved his attention also towards system-level modeling of extra-functional properties, targeting, in particular, power behaviors of digital IPs. In this field he proposed an innovative approach for the automatic generation of power state machines (PSMs) that allow validating the power consumption of a system inside a virtual prototype [25]. Currently, none other approach exists in the literature that automatically generate PSMs. The approach starts by dynamically mining temporal assertions from the functional traces. From them, the states and the transitions of a corresponding set of PSMs are generated and optimized by exploiting a calibration process relying on a set of training power traces. Future research activities in this context will be devoted to address the generation of PSMs for time-dependent and data dependent designs and their abstraction towards the TLM level.

7. Transfer of technology

Graziano Pravadelli is co-founder and head of the production of EDALab s.r.l. (<http://www.edalab.it>), an Italian SME whose mission consists of giving support for innovation and technology transfer in embedded system modeling and verification. EDALab was founded on July 16, 2007 and it currently employs 13 persons in the development of embedded SW, and the design of CAD tools for modelling and verification of networked embedded systems. EDALab has been involved in several industrial and scientific projects (including the EU projects CONTREX, COMPLEX, SMAC and COCONUT) in cooperation with international companies (e.g., STMicroelectronics, Keysight (Agilent), Exor International), universities and research centres.

Among EDALab's main products, HIFSuite and radCHECK found their scientific basis on the research activity of Graziano Pravadelli.

8. Teaching activities and teaching books

Graziano Pravadelli's teaching activities include:

- Teaching activity at Università degli Studi di Verona, Italy (since 01/2005):
 - operating systems (more than 800 hours);
 - advanced operating systems (more than 600 hours);
 - design automation of embedded systems (more than 200 hours),
 - basic information technology (more than 150 hours).
- Teaching activity at Politecnico di Milano, Italy (since 09/2002):
 - basic informatics (more than 1000 hours).
- Teaching activity at University of Trento, Italy (since 02/2015):
 - operating systems (120 hours).

Graziano Pravadelli is co-author of the book chapter (in Italian):

- D. Botturi, F. Fontana, G. Pravadelli, "Appendice A: Laboratorio di Linux", in V. Manca "Metodi Informazionali", Bollati Boringhieri 2003, pp. 129-206.

Graziano Pravadelli translated from English to Italian with Prof. Alfredo Petrosino the book:

- D.M. Dhamdhere, "Operating systems. A concept based approach", McGraw-Hill, 2008.

Graziano Pravadelli translated from English to Italian the book:

- D.M. Dhamdhere, "A Solutions Manual for Operating systems. A concept based approach", McGraw-Hill, 2008.

Graziano Pravadelli translated from English to Italian the following book chapters:

- "Istruzioni Macchina IA-32", in C. Hamacher, Z. Vranesic, S. Zacky "Introduzione all'architettura dei calcolatori", McGraw-Hill 2007, pp. 291-340.
- "Elenco delle Istruzioni Macchina IA-32", in C. Hamacher, Z. Vranesic, S. Zacky "Introduzione all'architettura dei calcolatori", McGraw-Hill 2007, pp. 633-656.

Graziano Pravadelli revised the following books:

- D.M. Dhamdhere, "Operating systems. A concept based approach", McGraw-Hill International Edition 2003.
- A. Bellini, A. Guidi, "Linguaggio C - Guida alla programmazione", McGraw-Hill 2006.

9. Advising activities

Graziano Pravadelli's advising activities include:

- Advising of 3 PhD students at Università degli Studi di Verona, Italy
 - Tara Ghasempouri, "Improving ABV by automatic generation and abstraction of PSL assertions". Graduation date: May 2016

- Alessandro Danese, “*System-level functional and extra-functional characterization of SoCs through assertion mining*”. Expected graduation date: May 2018
- Florenc Demrozi, “*IoT for ambient assisted living*”. Expected graduation date: May 2020
- Co-advising of 6 PhD students at Università degli Studi di Verona, Italy:
 - Valerio Guarnieri, “*Design and verification techniques for TLM-based design flows*”, May 2013.
 - Sara Vinco, “*Reuse and integration of heterogeneous components for efficient embedded software generation*”, May 2013.
 - Luigi Di Guglielmo, “*Realizability of embedded controllers: from hybrid models to concrete implementations*”, May 2012.
 - Giuseppe Di Guglielmo, “*On the validation of embedded systems through functional ATPG*”, April 2009.
 - Nicola Bombieri, “*A TLM design for verification methodology*”, March 2008.
 - Cristina Marconcini, “*A Functional ATPG as a bridge between validation and testing*”. March 2008.
- Advising of 12 research fellows (including 2 post-doc students).
- Advising of more than 70 between undergraduate and graduate student thesis in the field of embedded systems and operating systems at Università degli Studi di Verona, Italy.

10. Organizational activities

Graziano Pravadelli has participated to organizational activities in the context of:

- national and international projects;
- review activities and programme committee;
- institutional activities.

10.1 Funded European projects with peer review

Graziano Pravadelli has participated to the research activities in the following projects European projects:

1. Title: Design of embedded mixed-criticality control systems under consideration of extra-functional properties (CONTREX FP7-ICT-2013-10-611146)
 Funding organization: European commission
 Funding schema: Large-scale integrating project
 Period: October 2013 – September 2016
 Number of participants: 15
 Achieved contribution: € 241520

- Role in the project: project leader of “system analysis, validation and exploration” of EDALab research unit and project manager of HIFSuite development.
2. Title: Smart system co-design (SMAC FP7-ICT-2011-7-288827)
Funding organization: European commission
Funding schema: Large-scale integrating project
Period: October 2011 – March 2015
Number of participants: 17
Achieved contribution: € 473096
Role in the project: project leader of work package 2 concerning the “co-simulation platform” for EDALab research unit and project manager of HIFSuite development.
 3. Title: Automatic Customizable Tool-chain for Heterogeneous Multicore Platform Software Development (TOUCHMORE FP7-ICT-2011-7-288166)
Funding organization: European commission
Funding schema: Small or medium scale focused research project
Period: September 2011 – September 2014
Number of participants: 8
Achieved contribution: € 300000
Role in the project: project manager of HIFSuite development.
 4. Title: Codesign and power management in platform-based design space exploration (COMPLEX FP7-ICT-4-247999)
Funding organization: European commission
Funding schema: Large-scale integrating project
Period: December 2009 – November 2012
Number of participants: 15
Achieved contribution: € 240000
Role in the project: project manager of HIFSuite development.
 5. Title: A correct by construction workbench for design and verification of embedded systems (COCONUT FP7-2007-IST-1-217069)
Funding organization: European commission
Funding schema: Small or medium scale focused research project
Period: January 2008 - June 2010
Number of participants: 10
Achieved contribution: € 340000
Role in the project: discrete system project manager.
 6. Title: Verification and validation of embedded design workbench (VERTIGO IST-2006-033709)
Funding organization: European commission
Funding schema: Small or medium scale focused research project

Period: June 2006 - November 2008

Number of participants: 7

Achieved contribution: € 346000

Role in the project: technical responsible of the research unit.

7. Title: Formal verification in system level based design (SYMBAD IST-2001-34607)

Funding organization: European commission

Funding schema: Small or medium scale focused research project

Period: March 2002 - October 2004

Number of participants: 4

Achieved contribution: € 290000

Role in the project: coordinator of the development of the research unit applications.

10.2 Funded National projects with peer review

1. Title: Modeling and simulation of complex integrated systems for multimedia applications (CNR01)

Funding organization: National research center (CNR)

Funding schema: research project

Period: October 2001 – September 2002

Number of participants: 4

Achieved contribution: € 40000

Role in the project: Coordinator of the development of research unit applications.

2. Title: Modeling, simulation and validation of system on chips (PRIN02)

Funding organization: Italian Research Ministry (MIUR)

Funding schema: National interest research project (PRIN)

Period: May 2002 – April 2004

Number of participants: 6

Achieved contribution: € 52000

Role in the project: Coordinator of the development of research unit applications.

3. Title: Reuse of IP-core in distributed embedded systems (RISE)

Funding organization: Università degli Studi di Verona

Funding schema: Young researchers 2001

Period: January 2002 – December 2002

Number of participants: 1

Achieved contribution: € 5900

Role in the project: scientific coordinator.

4. Title: Modeling, simulation and verification of MPSoC platforms (PRIN05)

Funding organization: Italian Research Ministry (MIUR)

Funding schema: National interest research project (PRIN)

- Period: January 2006 – December 2008
Number of participants: 5
Achieved contribution: € 41000
Role in the project: technical manager of the research unit.
5. Title: A smooth refinement flow for co-designing of hardware/software threads (SOFT)
Funding organization: Università degli Studi di Verona
Funding schema: Young researchers 2006
Period: January 2007 – December 2007
Number of participants: 1
Achieved contribution: €2500
Role in the project: scientific coordinator.
6. Title: Yield Improvement in Nanotechnology Production Process of Standard Cells Based Integrated Circuits (ImpNanoIC)
Funding organization: PDF Solutions, Desenzano del Garda (BS)
Funding schema: Joint project 2005, Università di Verona
Period: January 2007 – December 2007
Number of participants: 2
Achieved contribution: € 51000
Role in the project: technical project manager.
7. Title: An EFSM-based Framework for Designing and Verifying Embedded Software (EFFORT)
Funding organization: STM Products, Verona
Funding schema: Joint project 2007 Università di Verona
Period: January 2008 – December 2009
Number of participants: 2
Achieved contribution: € 142000
Role in the project: technical project manager.
8. Title: Optimizing dependability via mutation analysis for microelectronics (OPTIMUM)
Funding organization: STM Products, Verona
Funding schema: Joint project 2010 Università di Verona
Period: January 2011 – December 2012
Number of participants: 2
Achieved contribution: € 85500
Role in the project: project manager.
9. Title: Formal verification of embedded Systems (VAFER)
Funding organization: Regione Veneto.
Funding schema: Regional project to support industrial research activity, experimental

analysis, innovation and technological dissemination (L.R. n.9 18/05/2007)

Period: October 2010 – September 2012

Number of participants: 4

Achieved contribution: € 183000

Role in the project: scientific coordinator.

10. Title: Smart pole WSN network (SPAWNE)
Funding organization: Telefin s.p.a (VR)
Funding schema: Joint project 2014, Università di Verona
Period: January 2015 – December 2015
Number of participants: 2
Achieved contribution: € 31220
Role in the project: scientific coordinator.

10.3 Industrial projects

1. Title: Application of an hybrid methodology for functional verification based on formal techniques and test pattern generation (STM01)
Funding organization: STMicroelectronics – Agrate Brianza
Funding schema: industrial project
Period: May 2001 – April 2002
Number of participants: 2
Achieved contribution: € 25000
Role in the project: Coordinator of the development of applications.
2. Title: Development of an automatic system for the validation of a development environment of embedded SW
Funding organization: STM Products, Verona
Funding schema: Industrial project
Period: April 2009 – December 2009
Number of participants: 2
Achieved contribution: € 70000
Role in the project: technical manager.
3. Title: Localization of Visual Studio 2012 MSDN Library
Funding organization: Microsoft Corp. Redmond USA
Period: October 2013 – April 2014
Number of participants: 2
Achieved contribution: € 10000
Role in the project: coordinator
4. Title: Localization of Visual Studio 2012 MSDN Library
Funding organization: Microsoft Corp. Redmond USA

Period: June 2012 – September 2012

Number of participants: 2

Achieved contribution: € 15000

Role in the project: coordinator

5. Title: An innovative system for monitoring and control based on wireless sensors

Funding organization: ABS Computers, Verona

Period: January 2012 – December 2012

Number of participants: 2

Achieved contribution: € 30000

Role in the project: coordinator

10.4 Participation in programme committees and referee activities

Graziano Pravadelli has been selected by the steering committees to serve as:

- Local chair of the ECSI Forum on Specification and Design Languages (FDL) 2017;
- General chair of the IFIP/IEEE International Conference in Very Large Scale Integration (VLSI-SoC) 2018.
- Finance chair of the ACM/IEEE International Symposium on Networks-on-Chip (NOCS) 2014.

Graziano Pravadelli has been member of the programme committee of the following international conferences:

- ACM/IEEE Design Automation and Test in Europe (DATE) since 2016 (track chair of system simulation and validation in 2017);
- ECSI Forum on Specification and Design Languages (FDL) since 2016 (track chair of Tools and Techniques);
- ACM/IEEE International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS) since 2011;
- IFIP/IEEE International Conference in Very Large Scale Integration (VLSI-SoC) since 2010 (track chair of Prototyping, Verification, Modeling, and Simulation since 2015);
- International Conference on VLSI Design (VLSID) in 2017;
- IEEE Biennial Baltic Electronics Conference (BEC) since 2008;
- Design, Analysis and Tools for Integrated Circuits and Systems (DATICS) from 2008 to 2012;
- International Conference on Information and Software Technologies from 2014 to 2016.

Graziano Pravadelli has been organizer and speaker of the following tutorials:

- Methods and tools for smart device integration and simulation
In ACM/IEEE Embedded Systems Week (ESWEEK) 2014, New Delhi, India
- Assertion-based verification: a Common Verification Infrastructure for SoC and Embedded Software.
In ACM/IEEE Design, Automation and Test in Europe (DATE) 2013, Grenoble, France.

- Assertion-based verification for SoC and embedded software.
In IEEE Asia and South Pacific Design Automation Conference (ASP-DAC) 2012, Sydney, Australia.

Graziano Pravadelli has cooperated as reviewer for:

- several international conferences: IEEE CODES+ISSS, ACM/IEEE DAC, ACM/IEEE DATE, IEEE ETS, ACM GLSVLSI, IEEE HLDVT, IEEE ITC, IEEE MEMOCODE, IEEE MTV, IEEE BEC, IEEE FDL, IEEE ICCAD, IFIP/IEEE VLSI-SOC, and
- several international journals: ACM Transactions on Design Automation of Electronic Systems, ACM Transactions on Embedded Computing, IEEE Transaction on Computers, IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, Kluwer International Journal of Parallel Programming, Springer Design Automation for Embedded Systems, Springer Journal of Electronic Testing, Elsevier Microprocessors and Microsystems, Eurasip Journal of Embedded Systems, IEEE Electronic Notes, Elsevier Integration, The VLSI Journal).

Graziano Pravadelli has served as referee for the evaluation of the research of Italian Universities and Research Centres (VQR 2011-2014).

10.5 Institutional activity concerning quality assurance

Graziano Pravadelli has served at University of Verona in the following roles:

- Member of the Quality Assurance Board (Presidio per l'Assicurazione della Qualità), since March 2016.
- President of the self-evaluation commission and responsible for AVA (Autovalutazione, Valutazione periodica, Accreditamento) of the master course on Computer Science and Engineering (from 2014 to February 2016), in charge of managing the quality assurance procedures in accordance with the AVA system introduced with the Italian Law 20/12/10 n. 240.
- President of the self-evaluation commission and AVA responsible of the bachelor course on Computer Science (from 2011 to 2014), in charge of managing the quality assurance procedures in accordance with the AVA system introduced with the Italian Law 20/12/10 n. 240.
- President of the self-evaluation commission of the bachelor course on Computer Science (from 2009 to 2010), in charge of managing the quality assurance procedures and the redaction of the *Rapporto di Autovalutazione (RAV)*.

Since July 2015, Graziano Pravadelli is part of the Albo “Esperti della Valutazione – Profilo Esperti Disciplinari” of the Italian National Agency for the Evaluation of Universities and Research Institute (ANVUR) for the 09 Area.

10.6 Other institutional activity

Graziano Pravadelli has serviced at University of Verona in the following roles:

- President of the Comitato Area CIVR 09 (from 2008 to 2010).

- Delegate of the Teaching Staff Council for the post-graduate degree in Computer Science at the Graduate School of Science Engineering Medicine (from 2007 to 2009).

11. Publications

11.1 International journals

1. D. Ferraretto, G. Pravadelli, Simulation-based fault injection with QEMU for speeding-up dependability analysis of embedded software, «Journal of Electronic Testing: Theory and Applications», vol 32, n.1, 2016, pp. 43-57.
2. N. Bombieri, F. Fummi V. Guarnieri, G. Pravadelli F. Stefanni; T. Ghasempouri, M Lora, G. Auditore, M. Negro Marcigaglia, Reusing RTL assertion checkers for verification of SystemC TLM models, «Journal of Electronic Testing: Theory and Applications» , Vol. 31, n.2, 2015 , pp. 167-180.
3. N. Bombieri, F. Fummi, V. Guarnieri. G. Pravadelli, Testbench qualification of SystemC TLM protocols through Mutation Analysis. «IEEE Transactions on Computers». Vol. 63, n.5, 2014, pp. 1248-1261.
4. G. Di Guglielmo, L. Di Guglielmo, A. Foltinek, M. Fujita, F. Fummi, C. Marconcini, G. Pravadelli. On the integration of model-driven design and dynamic assertion-based verification for embedded software. «The Journal of Systems and Software» , vol. 86 , 2013 , pp. 2013-2033.
5. L. Di Guglielmo, F. Fummi, G. Pravadelli, F. Stefanni, S. Vinco. UNIVERCM: The UNiversal VERsatile Computational Model for Heterogeneous System Integration. «IEEE Transactions on Computers» , vol. 62 , 2013 , pp. 225-241.
6. V. Guarnieri, G. Di Guglielmo, N. Bombieri, G. Pravadelli, F. Fummi, H. Hantson, J. Raik, M. Jenihhin, R. Ubar. On the Reuse of TLM Mutation Analysis at RTL. «Journal of Electronic Testing: Theory and Applications», vol. 28 , n. 4 , 2012 , pp. 435-448.
7. V. Izosimov, G. Di Guglielmo, M. Lora, G. Pravadelli, F. Fummi, Z. Peng, M. Fujita. Time-Constraint-Aware Optimization of Assertions in Embedded Software. «Journal of Electronic Testing: Theory and Applications» , vol. 28 , n. 4 , 2012 , pp. 469-486.
8. N. Bombieri, F. Fummi, G. Pravadelli. Automatic Abstraction of RTL IPs into Equivalent TLM Descriptions. «IEEE Transactions on Computers», vol. 60 , n. 12 , 2011 , pp. 1730-1743.
9. G. Di Guglielmo, L. Di Guglielmo, F. Fummi Franco, G. Pravadelli. Efficient Generation of Stimuli for Functional Verification by Backjumping Across Extended FSMs. «Journal of Electronic Testing: Theory and Applications», vol. 27 , n. 2 , 2011 , pp. 137-162.
10. N. Bombieri, M. Ferrari, F. Fummi, G. Di Guglielmo, G. Pravadelli, F. Stefanni, A. Venturelli. HIFSuite: Tools for HDL Code Conversion and Manipulation. «Eurasip Journal On Embedded Systems», vol. 2010, n. 10.1155/2010/436328, 2010, pp. 1-20.

11. F. Fummi, M. Loghi, M. Poncino, G. Pravadelli. A Co-Simulation Methodology for HW/SW Validation and Performance Estimation. «ACM Transactions on Design Automation of Electronic Systems», vol. 14, n. 2, 2009, pp. 23:1-23:32.
12. N. Bombieri, F. Fummi, G. Pravadelli. Reuse and Optimization of Testbenches and Properties in a TLM-to-RTL Design Flow. «ACM Transactions on Design Automation of Electronic Systems», vol. 13, n. 3, 2008, pp. 47:1-47:22.
13. N. Bombieri, A. Fedeli, F. Fummi, G. Pravadelli. Hybrid Incremental Assertion-Based Verification for Functional Validation in TLM Design Flows. «IEEE Design & Test of Computers», vol. 24, n. 2, 2007, pp. 140-152.
14. G. Di Guglielmo, F. Fummi, C. Marconcini, G. Pravadelli. Improving High-Level and Gate-Level Testing with FATE: a Functional ATPG Traversing Unstabilized EFSMs. «IET Computers & Digital Techniques», vol. 1, n. 3, 2007, pp. 187-196.
15. A. Fedeli, F. Fummi, G. Pravadelli. Properties Incompleteness Evaluation by Functional Verification. «IEEE Transactions on Computers», vol. 56, n. 4, 2007, pp. 528-544.
16. F. Fummi, G. Pravadelli. Too Few or too Many Properties? Measure it by ATPG!. «Journal of Electronic Testing: Theory and Applications», vol. 23, n. 5, 2007, pp. 373-388.
17. M. Loghi, T. Margaria, G. Pravadelli, B. Steffen. Dynamic and Formal Verification of Embedded Systems: A Comparative Survey. «International Journal of Parallel Programming», vol. 33, n. 6, 2005, pp. 585-611.
18. F. Fummi, C. Marconcini, G. Pravadelli. Logic-Level Mapping of High-Level Faults. «Integration, the VLSI Journal», vol. 38, n. 3, 2004, pp. 467-490.
19. F. Ferrandi, F. Fummi, G. Pravadelli, D. Sciuto. Identification of Design Errors through Functional Testing. «IEEE Transactions on Reliability», vol. 52, n. 4, 2003, pp. 400-412.

11.2 International conferences

20. A. Danese, N. Dalla Riva, G. Pravadelli. A-TEAM: Automatic Template-based Assertion Miner. In “ACM/IEEE Design Automation Conference (DAC)”, Austin, TX, USA, 18-22 June 2017.
21. F. Demrozi, G. Pravadelli, F. Stefanni. Automatic generation of self-adaptive transactors from PSL assertions. In “ECSI Forum on Design and Specification Languages (FDL)”, Bremen, Germany, 14-16 September 2016.
22. A. Danese, J. Mocci, G. Pravadelli. Fault model qualification by assertion mining. In “IEEE Latin American Test Symposium (LATS)”, Foz de Iguacu, Brasil, 6-9 April, 2016.
23. D. Yunge, S. Park, P. Kindt, G. Pravadelli, S. Chakraborty. Dynamic Service Synthesis and Switching for Medical IoT and Ambient Assisted Living. In “IEEE International High Level Design Validation and Test Workshop (HLDVT)”, Santa Cruz, USA, 7-8 October 2016

24. L. Piccolboni, G. Pravadelli. Stimuli Generation through Invariant Mining for Black-Box verification. In “IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SOC)”, Tallinn, Estonia, 26-28 September, 2016.
25. A. Danese, G. Pravadelli, I. Zandonà. Automatic generation of power state machines through dynamic mining of temporal assertions. In ACM/IEEE Design automation and Test in Europe (DATE), Dresden, Germany, 14-18 March 2016.
26. N. Bombieri, F. Busato, A. Danese, L. Piccolboni, G. Pravadelli. Exploiting GPU Architectures for Dynamic Invariant Mining. In IEEE International Conference on Computer Design (ICCD), New York, NY, USA, 18-21 October 2015.
27. T. Ghasempouri, G. Pravadelli. On the estimation of assertion interestingness. In IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SOC), Daejeon, Korea, 5-7 October 2015.
28. A. Danese, F. Filini, G. Pravadelli. A time-window based approach for dynamic assertions mining on control signals. In IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SOC), Daejeon, Korea, 5-7 October 2015.
29. A. Danese, L. Piccolboni, G. Pravadelli. A parallelizable approach for mining likely invariants. In ACM/IEEE International Conference Hardware/Software Codesign and System Synthesis (CODES+ISSS), Amsterdam, The Netherland, 5-8 October 2015.
30. A. Danese, T. Ghasempouri, G. Pravadelli, Automatic extraction of assertions from execution traces of behavioural models. In ACM/IEEE Design automation and Test in Europe (DATE), Grenoble, France, 9-13 March 2015.
31. N. Bombieri, R. Filippozzi, F. Stefanni, G. Pravadelli, RTL property abstraction for TLM assertion-based verification. In ACM/IEEE Design automation and Test in Europe (DATE), Grenoble, France, 9-13 March 2015.
32. D. Ferraretto, G. Pravadelli, Efficient fault injection in QEMU. In IEEE Latin American Test Symposium (LATS), 25-27 March 2015.
33. L. Piccolboni, G. Pravadelli, Simplified stimuli generation for scenario and assertion based verification. In IEEE Latin-American Test Workshop (LATW), Fortaleza, Brasil , 12-15 March , 2014, pp. 1-6
34. N. Bombieri, F. Fummi, V. Guarnieri, G. Pravadelli, F. Stefanni, T. Ghasempouri, M. Lora, G. Auditore, M. Negro Marcigaglia, On the Reuse of RTL assertions in SystemC TLM Verification. In IEEE Latin-American Test Workshop (LATW), Fortaleza, Brasil , 12-15 March , 2014, pp. 1-6
35. F. Cucchetto, A. Lonardi, G. Pravadelli, A common architecture for co-simulation of SystemC models in QEMU and OVP virtual platforms. In IFIP/IEEE International Conference on Very Large Scale Integration, Playa del Carmen, Mexico , 6-8 October , 2014 , pp. 67-72

36. M. Bertasi, G. Di Guglielmo, G. Pravadelli. Automatic Generation of Compact Formal Properties for Effective Error Detection. In "ACM/IEEE International Conference Hardware/Software Codesign and System Synthesis", Montreal, Canada, 28 September - 4 October 2013, pp. 1-8.
37. F. Fummi, V. Guarnieri, G. Pravadelli, F. Stefanni, W. Vendraminetto. Automatic HDL Conversion and Abstraction Methodologies. In "Embedded World Conference", Nuremberg, Germany, 26-28 February 2013, pp. 1-7.
38. G. Di Guglielmo, D. Ferraretto, F. Fummi, G. Pravadelli. Efficient Fault Simulation through Dynamic Binary Translation for Dependability Analysis of Embedded Software. In "IEEE European Test Symposium (ETS)", Avignon, France, 27-31 May 2013, pp. 21-26.
39. F. Fummi, C. Marconcini, G. Pravadelli. Teaching embedded software design with radSUITE. In "ACM Workshop on Embedded and Cyber-Physical Systems Education (WESE)", Montreal, Canada, 3 October 2013, pp. 1-8.
40. S. Bronuzzi, G. Di Guglielmo, F. Fummi, G. Pravadelli. Accurate Profiling of Oracles for Self-Checking Time-Constrained Embedded Software. In "IEEE International High-Level Design Validation and Test Workshop (HLDVT)", Huntington Beach, CA, 9-10 November 2012, pp. 96-99.
41. L. Di Guglielmo, F. Fummi, G. Pravadelli, F. Stefanni, S. Vinco. A Formal Support for Homogeneous Simulation of Heterogeneous Embedded Systems. In "IEEE International Symposium on Industrial Embedded Systems", Karlsruhe, Germany, 20-22 June 2012.
42. G. Di Guglielmo, G. Pravadelli. A testbench specification language for SystemC Verification. In "IEEE International Conference on Hardware/Software Codesign and System Synthesis" , Tampere, Finland, 7-12 October 2012 , pp. 333-342.
43. U. Repinski, H. Hantson, M. Jenihhin, J. Raik, R. Ubar, G. Di Guglielmo, G. Pravadelli, F. Fummi. Combining Dynamic Slicing and Mutation Operators for ESL Correction. In "IEEE European Test Symposium", Annecy, France , 28 May – 1 June 2012, pp. 116-121.
44. M. Bonato, G. Di Guglielmo, M. Fujita., F. Fummi, G. Pravadelli. Dynamic property mining for embedded software. In "International Conference on Hardware/Software Codesign and System Synthesis", Tampere, Finland , 7-12 October 2012, pp. 187-196.
45. G. Di Guglielmo G, L. Di Guglielmo, F. Fummi, G. Pravadelli. Enabling dynamic assertion-based verification of embedded software through model-driven design. In "ACM/IEEE Design, Automation and Test in Europe (DATE)", Dresden, Germany , 12-16 March 2012 , pp. 212-217.
46. M. Becker, G.B. Gnokam Defo, W. Mueller, F. Fummi, G. Pravadelli, S. Vinco. MOUSSE: scaling MODelling and verification to complex heterogeneoUS embedded Systems Evolution. In "ACM/IEEE Design, Automation and Test in Europe (DATE)" , Dresden, Germany , 12-16 March 2012, pp. 296-299.

47. G. Di Guglielmo, L. Di Guglielmo, G. Pravadelli, F. Fummi. On the use of assertions for embedded-software dynamic verification. In "Symposium on Design and Diagnostics of Electronic Circuits and Systems", Tallinn, Estonia , 18-20 April 2012 , pp. 330-335.
48. N. Bombieri, F. Fummi, V. Guarnieri, G. Pravadelli, S. Vinco. Redesign and Verification of RTL IPs through RTL-to-TLM Abstraction and TLM Synthesis. In "IEEE International Workshop on Microprocessor Test and Verification (MTV)", Austin, TX, USA, 10-12 December 2012, pp. 76-81.
49. D. Braga, F. Fummi, G. Pravadelli, S. Vinco. The Strange Pair: IP-XACT and UNIVERCM to Integrate Heterogeneous Embedded Systems. In "IEEE International High Level Design Validation and Test Workshop (HLDVT)", Huntington Beach, CA , 9-10 November 2012 , pp. 76-83.
50. G. Di Guglielmo, M. Fujita, F. Fummi, G. Pravadelli, S. Soffia. EFSM-based model-driven approach to concolic testing of system-level design. In "ACM/IEEE International Conference on Formal Methods and Models for Codesign", Cambridge, UK, 11-13 July 2011, pp. 201-209.
51. G. Di Guglielmo, L. Di Guglielmo, F. Fummi, G. Pravadelli. IPA: Assertion-based verification in embedded-software design. In "IEEE International High Level Design Validation and Test Workshop", Napa Valley, CA, USA , 9-11 November 2011, pp. 80-80.
52. L. Di Guglielmo, F. Fummi, G. Pravadelli. IPA: Reusing of Properties after Discretization of Hybrid Automata. In "IEEE International High Level Design Validation and Test Workshop (HLDVT)", Napa Valley, CA, USA, 9-11 November , 2011 , pp. 81-81.
53. G. Di Guglielmo, M. Fujita, L. Di Guglielmo, F. Fummi, G. Pravadelli, C. Marconcini, A. Foltinek. Model-Driven Design and Validation of Embedded Software. In "IEEE/ACM International Workshop on Automation of Software Testing (ICSE Workshop)", Waikiki, Honolulu, Hawaii, 23-24 May 2011, pp. 98-104.
54. V. Guarnieri, N. Bombieri, G. Pravadelli, F. Fummi, H. Hantson, J. Raik, M. Jenihhin, R. Ubar. Mutation Analysis for SystemC Designs at TLM. In "IEEE Latin-American Test Workshop (LATW)", Porto de Galinhas (PE), Brazil, 27-30 March 2011, pp. 1-6.
55. V. Izosimov, Z. Peng, M. Lora, G. Pravadelli, F. Fummi, G. Di Guglielmo, M. Fujita. Optimization of assertion placement in time-constrained embedded systems. In "IEEE European Test Symposium", Trondheim, Norway, 23-27 May 2011, pp. 171-176.
56. L. Di Guglielmo, F. Fummi, G. Pravadelli. Reusing of Properties after Discretization of Hybrid Automata. In "International Workshop on Microprocessor Test and Verification (MTV)", Austin, TX, USA, 5-7 December 2011.
57. L. Di Guglielmo, F. Fummi, G. Pravadelli, F. Stefanni, S. Vinco. UNIVERCM: the UNIVERsatile Computational Model for heterogeneous embedded system design. In "IEEE International High Level Design Validation and Test Workshop (HLDVT)", Napa Valley, CA, USA, 9-11 November 2011, pp. 33-40.

58. N. Bombieri, F. Fummi, G. Pravadelli. Abstraction of RTL IPs into Embedded Software. In "ACM/IEEE Design Automation Conference (DAC)", Anaheim, CA, USA, 13-18 June 2010, pp. 24-29.
59. L. Di Guglielmo, F. Fummi, N. Orlandi, G. Pravadelli. DDPSL: an Easy Way of Defining Properties. In "IEEE International Conference on Computer Design (ICCD)", Amsterdam (The Netherlands), 3-6 October 2010, pp. 468-473.
60. M. Bertasi G. Di Guglielmo, F. Fummi, G. Pravadelli. Effective EFSM generation for HW/SW-design verification. In "Biennial Baltic Electronics Conference", Tallinn, Estonia, 4-6 October 2010, pp. 209-212.
61. N. Bombieri, G. Di Guglielmo, L. Di Guglielmo, M. Ferrari, F. Fummi, G. Pravadelli, F. Stefanni, A. Venturelli. HIFSuite: Tools for HDL Code Conversion and Manipulation. In "IEEE International High Level Design Validation and Test Workshop", Anaheim, CA, 11-12 June 2010, pp. 40-41.
62. M. Becker, G. Di Guglielmo, F. Fummi, W. Mueller, G. Pravadelli. T. Xie. RTOS-aware refinement for TLM2.0-based HW/SW designs. In "ACM/IEEE Design, Automation and Test in Europe (DATE)", Dresden, Germany, 8-12 March 2010, pp. 1053-1058.
63. G. Di Guglielmo, F. Fummi, G. Pravadelli, S. Soffia, M. Roveri. Semi-Formal Functional Verification by EFSM traversing via NuSMV. In "IEEE International High Level Design Validation and Test Workshop", Anaheim, CA, USA, 11-12 June 2010, pp. 58-65.
64. Di Guglielmo Luigi; Fummi Franco; Pravadelli Graziano. Vacuity Analysis for Property Qualification by Mutation of Checkers. In "ACM/IEEE Design, Automation and Test in Europe (DATE)", Dresden, Germany, 8-12 March 2010, pp. 478-483.
65. N. Bombieri, F. Fummi, G. Pravadelli, S. Vinco. Correct-by-construction generation of device drivers based on RTL testbenches. In "ACM/IEEE Design, Automation and Test in Europe (DATE)", Nice, France, 20-24 April 2009, pp. 1500-1505.
66. N. Bombieri, F. Fummi, G. Pravadelli, M. Hampton, F. Letombe. Functional qualification of TLM verification. In "ACM/IEEE Design, Automation and Test in Europe (DATE)", Nice, France, 20-24 April 2009, pp. 190-195.
67. G. Di Guglielmo; F. Fummi; M. Hampton; F. Letombe, G. Pravadelli. On the Functional Qualification of a Platform Model. In "IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFTS)", Chicago, IL, USA , 7-9 October, 2009.
68. N. Bombieri, F. Fummi, G. Pravadelli. On the Mutation Analysis of SystemC TLM-2.0 Standard. In "IEEE International Workshop on Microprocessor Test and Verification (MTV)", Austin, TX, USA , 7-9 December, 2009, pp. 32-37.
69. D. Bresolin, G. Di Guglielmo, F. Fummi, G. Pravadelli, T. Villa. The impact of EFSM composition on functional ATPG. In "IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems", Liberec, Czech Republic, 15-17 April 2009, pp. 44-49.

70. F. Fummi; G. Pravadelli; L. Di Guglielmo. The Role of Mutation Analysis for Property Qualification. In "ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE)", Cambridge, MA, USA, 13-15 July 2009.
71. N. Bombieri, F. Fummi, G. Pravadelli. A Mutation Model for the SystemC TLM 2.0 Communication Interfaces. In "ACM/IEEE Design, Automation and Test in Europe (DATE)", Munich, Germany, 10-14 March 2008, pp. 396-401.
72. F. Fummi, V. Guarnieri, C. Marconcini, G. Pravadelli. An Optimized CLP-based Technique for Generating Propagation Sequences. In "IEEE East-West Design & Test Symposium (EWDTS)", Lviv, Ukraine, 9-13 October, 2008, pp. 25-28.
73. A. Chepurov, G. Di Guglielmo, F. Fummi, G. Pravadelli, J. Raik, R. Ubar, T. Viilukas. Automatic generation of EFSMs and HLDDs for functional ATPG, In "IEEE International Biennial Baltic Electronics Conference (BEC)". Tallinn, Estonia , 6-8 October 2008, pp. 143-146.
74. N. Bombieri, F. Fummi, G. Pravadelli, RTL-TLM Equivalence Checking Based on Simulation. In "IEEE East-West Design & Test Symposium (EWDTS)". Lviv, Ukraine, 9-13 October 2008, pp. 214-218.
75. G. Di Guglielmo, F. Fummi, M. Hampton, G. Pravadelli, F. Stefanni. The role of parallel simulation in functional verification. In "IEEE International High Level Design Validation and Test Workshop", Incline Village, NV, USA, 19-21 November 2008, pp. 117-124.
76. L. Di Guglielmo, F. Fummi, G. Pravadelli. Vacuity Analysis by Fault Simulation. In "ACM/IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE)", Anaheim, CA, USA, 5-7 June 2008, pp. 27-36.
77. F. Fummi, I.G. Harris, C. Marconcini, G. Pravadelli. A CLP-based Functional ATPG for Extended FSMs. In "IEEE Microprocessor Test and Verification Workshop (MTV)", Austin, TX, USA, 4-6 December 2007, pp. 98-105.
78. P. Destro, F. Fummi, G. Pravadelli. A Smooth Refinement Flow for Co-designing HW and SW Threads. In "ACM/IEEE Design, Automation and Test in Europe (DATE)", Acropolis, Nice, France, 16-20 April 2007, pp. 105-110.
79. N. Bombieri, F. Fummi, G. Pravadelli. Incremental ABV for Functional Validation of TL-to-RTL Design Refinement. In "ACM/IEEE Design, Automation and Test in Europe (DATE)", Acropolis, Nice, France , 16-20 April, 2007, pp. 882-887.
80. G. Di Guglielmo, F. Fummi, M. Jenihhin, G. Pravadelli, J. Raik, R. Ubar. On the Combined Use of HLDDs and EFSMs for Functional ATPG. In "IEEE East-West Design and Test Symposium (EWDTS)", Yerevan, Armenia , 7-10 September 2007, pp. 503-508.
81. N. Bombieri, F. Fummi, J.P. Marques-Silva, G. Pravadelli. Towards Equivalence Checking Between TLM and RTL Models. In "ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE)", Nice, France, 30 May - 1 June 2007, pp. 113-122.

82. N. Bombieri, F. Fummi, G. Pravadelli. A Methodology for Abstracting RTL Designs into TL Descriptions. In "ACM/IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE)", Napa Valley, CA, USA, 27-29 July 2006, pp. 103-112.
83. N. Bombieri, F. Fummi, G. Pravadelli. A TLM Design for Verification Methodology. In "IEEE Ph.D. Research in Microelectronics and Electronics (PRIME)", Otranto (LE), Italy, 12-15 June 2006, pp. 337-340.
84. G. Di Guglielmo, F. Fummi, C. Marconcini, G. Pravadelli. EFSM Manipulation to Increase High-Level ATPG, In "IEEE International Symposium on Quality Electronic Design (ISQED)", San Jose, CA, USA , 27-29 March, 2006, pp. 57-62.
85. G. Di Guglielmo, F. Fummi, C. Marconcini, G. Pravadelli. FATE: a Functional ATPG to Traverse unstabilized EFSMs. In "IEEE European Test Symposium (ETS)", Southampton, UK, 21-24 May 2006, pp. 179-184.
86. G. Di Guglielmo, F. Fummi, C. Marconcini, G. Pravadelli. Improving Gate-Level ATPG by Traversing Concurrent EFSMs. In "IEEE VLSI Test Symposium (VTS)", Berkeley, CA, USA, 30 April - 4 May 2006, pp. 172-179.
87. N. Bombieri, F. Fummi, G. Pravadelli, Incremental ABV for TL-to-RTL Design Refinement. In "IEEE East-West Design & Test International Workshop (EWDITW)". Sochi (Russia), 15-19 September 2006, pp. 100-107.
88. N. Bombieri, F. Fummi, G. Pravadelli. On the Evaluation of Transactor-based Verification for Reusing TLM Assertions and Testbenches at RTL. In "ACM/IEEE Design, Automation and Test in Europe (DATE)", Munich, Germany, 6-10 March 2006, pp. 1-6.
89. F. Fummi, C. Marconcini, G. Pravadelli. An EFSM-based Approach for Functional ATPG. In "ACM Great Lakes Symposium on VLSI (GLSVLSI)", Chicago, 17-19 April, 2005, pp. 197-200.
90. M. Borgatti, A. Capello, F. Fummi, J.-L. Lambert, I. Moussa, G. Pravadelli, U. Rossi. An Integrated Design and Verification Methodology for Reconfigurable Multimedia Systems. In "IEEE Design Automation and Test in Europe Conference (DATE) Designer's Forum", Munich, Germany, 7-11 March 2005, pp. 266-271.
91. G. Di Guglielmo, F. Fummi, C. Marconcini, G. Pravadelli. A Pseudo-Deterministic Functional ATPG based on EFSM Traversing. In "ACM/IEEE International Workshop on Microprocessor Test and Verification (MTV)", Austin, TX, USA, 3-4 November 2005, pp. 70-75.
92. F. Fummi, G. Pravadelli, F. Toto. Coverage of Formal Properties based on a High-Level Fault Model and Functional ATPG. In "IEEE European Test Symposium (ETS)", Tallin, Estonia, 22-25 May 2005, pp. 162-167.
93. N. Bombieri, F. Fummi, G. Pravadelli. Functional Verification of Networked Embedded Systems. In "ACM/IEEE International Symposium on Quality Electronic Design (ISQED)", San Jose, CA, USA, 21-23 March 2005, pp. 321-326.

94. S. Brait, F. Fummi, G. Pravadelli. On the Use of a High-Level Fault Model to Analyze Logical Consequence of Properties. In "ACM/IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE)", Verona, 11-14 July 2005, pp. 221-230.
95. G. Pravadelli. Symbad: Formal Verification in System Level-based Design. In "Congresso Annuale AICA", Udine, Italy, 5-7 October 2005, pp. 511-514.
96. A. Fedeli, F. Fummi, G. Pravadelli, U. Rossi. Symbad: Formal Verification in System Level-based Design (Extended Version). In "IEEE East-West Design and Test Workshop (EWDTW)", Odessa, Ukraine, 15-19 September 2005.
97. L. ForMay, F. Fummi, G. Pravadelli. A Timing-Accurate HW/SW Co-Simulation of an ISS with SystemC. In "IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)", Stockholm, Sweden, 8-10 September 2004, pp. 152-157.
98. N. Bombieri, F. Fummi, G. Pravadelli. At-Speed Functional Verification of Programmable Devices. In "IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT)", Cannes, France, 11-13 October 2004, pp. 386-394.
99. M. Borgatti, A. Fedeli, F. Fummi, J.L. Lambert, C. Marconcini, I. Moussa, G. Pravadelli, U. Rossi. A Verification Methodology for Reconfigurable Systems. In "IEEE International Workshop on Microprocessor Test and Verification (MTV)", Austin, TX, USA, 9-10 September 2004, pp. 85-90.
100. F. Fummi, C. Marconcini, G. Pravadelli. Functional Fault Coverage: the Chamber of Secrets or an Accurate Estimation of Gate-Level Coverage?. In "IEEE European Test Symposium (ETS)", Ajaccio, France, 23-26 May 2004, pp. 154-159.
101. F. Fummi, C. Marconcini, G. Pravadelli. Functional Verification based on the EFSM Model. In "IEEE International High Level Design Validation and Test Workshop (HLDVT)", Sonoma Valley, CA, USA, 10-12 November 2004, pp. 69-74.
102. F. Fummi, G. Pravadelli. Logic-Level Analysis of High-Level Faults. In "ACM Great Lake Symposium on VLSI (GLSVLSI)", Boston, MA, USA, 26-28 April 2004, pp. 100-103.
103. A. Fin, F. Fummi, M. Poncino, G. Pravadelli. A SystemC-based Framework for Properties Incompleteness Evaluation. In "ACM/IEEE International Workshop on Microprocessor Test and Verification (MTV)". Austin, TX, USA, 29-30 May 2003, pp. 89-94.
104. A. Fin, F. Fummi, G. Pravadelli, U. Rossi, F. Toto. Mixing ATPG and Property Checking for Testing HW/SW Interfaces. In "ACM Great Lakes Symposium on VLSI (GLSVLSI)", Washington D.C., USA, 28-29 April 2003, pp. 303-306.
105. A. Fedeli, F. Fummi, G. Pravadelli, U. Rossi, F. Toto. On the Use of a High-level Fault Model to Check Properties Incompleteness. In "ACM/IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE)", Le Mont Saint Michel, France, 24-26 June 2003, pp. 145-152.

- 106.F.Fummi, C.Marconcini, G.Pravadelli. Redundant Functional Faults Reduction by Saboteur Synthesis. In "IEEE International High Level Design Validation and Test Workshop (HLDVT)", San Francisco, CA, USA, 12-14 November 2003, pp. 108-113.
- 107.A.Castelnuovo, A.Fedeli, A.Fin, F.Fummi, G.Pravadelli, U.Rossi, F.Sforza, F.Toto. A 1000X Speed Up for Properties Completeness Evaluation. In "IEEE International High Level Design Validation and Test Workshop (HLDVT)", Cannes, France, 27-29 October 2002, pp. 18-22.
- 108.P. Azzoni, A. Fedeli, F. Fummi, G. Pravadelli, U. Rossi, F. Toto. An Error Simulation Based Approach to Measure Error Coverage of Formal Properties. In "ACM Great Lakes Symposium on VLSI (GLSVLSI)", New York, NY, USA, 18-20 April 2002, pp. 53-58.
- 109.A.Fedeli, F.Fummi, G.Pravadelli, U.Rossi, F.Toto. On the Use of a Fault Model to Validate the Completeness of a Set of Properties. In "IEEE International Workshop on Microprocessor Test and Verification (MTV)", Austin, TX, USA, June 2002.
- 110.A. Fin, F. Fummi, G. Pravadelli. AMLETO: A Multi-language Environment for Functional Test Generation. In "IEEE International Test Conference (ITC)", Baltimore, MD, USA, 30 October - 1 November 2001 ,pp. 821-829.
- 111.N.Agliada, A.Fin, F. Fummi, M. Martignano, G.Pravadelli. On the Reuse of VHDL Modules into SystemC Design. In "ECSI Forum on Design Languages (FDL)", Lyon, France, 3-7 September 2001.

11.3 Book chapters

- 112.G. Pravadelli, D. Quaglia, S. Vinco, F. Fummi, Semiformal Assertion-Based Verification of Hardware/Software Systems in a Model-Driven Design Framework. In Handbook of Hardware/Software Codesign. Editors: Soonhoi Ha, Jürgen Teich. Springer, 2017.
- 113.A. Danese, F. Filini, T. Ghasempouri. Automatic Generation and Qualification of Assertions on Control Signals: A Time Window-Based Approach. In IFIP/IEEE VLSI-SoC: Design for Reliability, Security, and Low Power. Revised selected papers. 2016.
- 114.A. Lonardi, G. Pravadelli. On the Co-simulation of SystemC with QEMU and OVP Virtual Platforms. In L. Claesen, M.T. Sanz-Pascual, R. Reis, A. Sarmiento-Reyes, VLSI-SOC: Internet of things foundations. Springer, 2015, pp. 110-128
- 115.Di Guglielmo Giuseppe, Fummi Franco, Marconcini Cristina, Pravadelli Graziano. Test generation based on CLP. In K. Takahata, Micro electronic and mechanical systems. I-Tech, 2009, pp. 431-454.
- 116.N. Bombieri, F. Fummi, G. Pravadelli. Hardware Design and Simulation for Verification. In M. Bernardo, A. Cimatti, Formal Methods for Hardware Verification, Springer, 2006, pp. 1-29.
- 117.F. Fummi, G. Pravadelli. Test Generation: A Symbolic Approach. In Z. Peng, M. Sonza Reorda, M. Violante, System-level Test and Validation of Hardware/Software Systems. Springer, 2005, pp. 27-46.

- 118.D. Botturi, F. Fontana, G. Pravadelli. Laboratorio di Linux. In V. Manca, Metodi informazionali. Bollati Boringhieri, 2003, pp. 129-218.
- 119.A.Fin, F.Fummi, G. Pravadelli. Systemc As A Complete Design And Validation Environment. In W. Mueller, W. Rosenstiel, J. Ruf, SystemC - Methodologies and Application. Kluwer Academic Publishers, 2003, pp. 127-156.

11.4 Edited books

- 120.N. Bombieri, M. Poncino, G. Pravadelli. Smart Systems Integration and Simulation. Springer, 2016, pp. 240.

Verona, July 8, 2017

Graziano Pravadelli



DICHIARAZIONE SOSTITUTIVA DI CERTIFICAZIONE e/o SOSTITUTIVA DELL'ATTO DI NOTORIETA' (Art. 19, 46 e 47 D.P.R. n. 445 del 28/12/2000)

Il sottoscritto Graziano Pravadelli nato a Legnago (VR) il 04/07/1974, residente in Legnago (VR) via Ospital Vecchio 32, tel. 3204212799, C.F. PRVGZN74L04E512Z

consapevole della responsabilità penale cui può andare incontro in caso di dichiarazione mendace, ai sensi dell'art. 76 del D.P.R. 445 del 28/12/2000,

DICHIARA

- di possedere tutti i titoli riportati nel presente curriculum e la veridicità di quanto in esso dichiarato;
- che l'apporto di ciascun autore nelle pubblicazioni elencate nella sezione 11 del presente curriculum è da ritenersi paritetico;
- che le pubblicazioni presentate per la partecipazione alla procedura di chiamata di un professore di prima fascia nel settore concorsuale 01/B1 sono conformi all'originale.

Il sottoscritto dichiara di essere consapevole che l'Università può utilizzare i dati contenuti nella presente dichiarazione esclusivamente nell'ambito e per i fini istituzionali della Pubblica Amministrazione (D. Lgs. 196/2003, art. 18).

Verona, 08/07/2017

Il Dichiarante Graziano Pravadelli