



## Asynchronous Design Seminar at University of Verona – Lecture Notes 4


Asynchronous Control Circuits – Hazards and Logic Synthesis



## Hazards



## Motivation - C-Element Hazard Example



### ► Consider:



1.  $(a, b) = 11 \rightarrow ab = 1 \rightarrow c = 1$  (before  $ac, bc = 1$ )
2.  $(a, b) = 10 \rightarrow ab = 0 \rightarrow c = 0, ac = 1 \rightarrow c = 1$  (static 1 hazard)

► 3

Asynchronous Control Circuit Design - L4 9/6/2016

## Motivation - C-Element Hazard Example

### ► Hazard Animation:



► 4

Asynchronous Control Circuit Design - L4 9/6/2016

## Asynchronous Circuits - Classes

### ▶ Dimension 1: Delay Model

- ▶ Measure of robustness of control to variations in delays of gates and wires
- ▶ Assumption about delays of gates necessary to ensure design works as dictated by specification
  - ▶ Most robust = Arbitrary gate and wire delay
    - Design will work as specified even if delays are random(0,infinity)
    - Larger delays just means control is slower
  - ▶ Least robust = Bounded delay on gates and wires
    - If delays are outside these bounds, glitches may occur at outputs or output simply may not transition as expected

### ▶ Dimension 2: Environmental Model

- ▶ Essentially these are assumptions/restrictions on how fast environment can be for circuit to work


▶ 5

Asynchronous Control Circuit Design - L4 9/6/2016

## QDI Model – Isochronic Fork

### ▶ Isochronic fork

- ▶ If fork at F is isochronic
  - ▶ can assume B fires high before A
  - ▶ translates to relative timing assumption about long and short paths



▶ 6

Asynchronous Control Circuit Design - L4 9/6/2016

## Asynchronous Circuits - Classes


- ▶ Timing Model (or Class) is used to define specific timing assumptions with respect to correct circuit operation
  - ▶ DI
    - ▶ Arbitrary gate and wire delays (unbounded)
  - ▶ QDI
    - ▶ DI except for Isochronic Forks
      - No need to acknowledge fanouts
  - ▶ SI (or Muller) circuits
    - ▶ Arbitrary gate delays, bounded wire delays
    - ▶ Closed system implementation (gate + environment)
  - ▶ Fundamental Mode (Huffman) circuits
    - ▶ “Fundamental Mode” Operation:
      - ▶ **Outputs and State (local) stabilise before new input change**

▶ 7

Asynchronous Control Circuit Design - L4 9/6/2016

## Hazard Types

- ▶ Static 0 or 1
- ▶ Function Hazard
  - ▶  $f(A) = f(B)$ , where:
    - ▶  $A = (a_1, \dots, a_p, a_{p+1}, \dots, a_n)$
    - ▶  $B = (\underline{a_1'}, \dots, \underline{a_p'}, a_{p+1}, \dots, a_n)$
    - ▶  $A \rightarrow B$  input vector transition contains 0's and 1's in function cubes
- ▶ Logic Hazard
  - ▶ Combinational Network
    - static hazard caused by gate delays
- ▶ Dynamic
  - ▶ Static + Output Change



▶ 8

Asynchronous Control Circuit Design - L4 9/6/2016

## Function Hazard Example

- ▶ Consider input transitions:  
000 → 110 for function  $f$

		x, y			
		00	01	11	10
z	0	1 <sup>a</sup>	0 <sup>b</sup>	1 <sup>c</sup>	1 <sup>d</sup>
	1	1	0	0	0

$f$


- ▶ Function  $f$  contains potential function hazards:
  - ▶ for input changes between minterms  $a \rightarrow c, a \rightarrow d$ , etc. – static 1
  - ▶ for input changes between other minterms, e.g.  $010 \rightarrow 111$  – static 0

▶ 9

Asynchronous Control Circuit Design - L4 9/6/2016

## Logic Network Example

- ▶ Logic Networks may be free of function hazards but not of logic hazards
- ▶ Consider transitions between minterms:
  - ▶  $a \rightarrow d, d \rightarrow a, c \rightarrow b, b \rightarrow c$
- ▶ **Theorem:**  
A 2-level SOP function  $f$  is free of logic hazards, iff it contains all Primes (PIs) of  $f$ .




▶ 10

Asynchronous Control Circuit Design - L4 9/6/2016

## Ternary Approximation to Binary Signals

- ▶ A third value,  $1/2$ , or **X**, may be used to signify the transitive state of a signal
- ▶ 3-Valued Algebra may be used to detect and eliminate hazards



▶ 11

Asynchronous Control Circuit Design - L4 9/6/2016

## Binary and Ternary XOR gate Truth Table

		x	
		0	1
y	0	a	b
	1	c	d
		G	

		x		
		0	$\frac{1}{2}$	1
y	0	i	$\frac{1}{2}$ j	1
	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$ k	$\frac{1}{2}$
	1	1	$\frac{1}{2}$	0
		G*		

- ▶ Original truth table of logic function used to determine ternary truth table, whereas  $\frac{1}{2} = \mathbf{0 \text{ OR } 1}$ , e.g. for XOR:
  - ▶  $0 (+) \frac{1}{2} = 0 (+) (0 \text{ or } 1) = 1/2$ , as  $0 (+) 0$  and  $0 (+) 1$  produce different outputs
  - ▶  $\frac{1}{2} (+) \frac{1}{2} = (0 \text{ or } 1) (+) (0 \text{ or } 1) = \frac{1}{2}$
- ▶ if p of n inputs are  $\frac{1}{2}$ , output is 0 or 1 if all  $2^p$  output entries agree

▶ 12

Asynchronous Control Circuit Design - L4 9/6/2016

## Ternary Truth tables for AND/OR

		x			x				
		0	$\frac{1}{2}$	1	0	$\frac{1}{2}$	1		
y	0	0	0	0	y	0	0	$\frac{1}{2}$	1
	$\frac{1}{2}$	0	$\frac{1}{2}$	$\frac{1}{2}$		$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	1
	1	0	$\frac{1}{2}$	1		1	1	1	1

AND  
 $G^* = \text{MIN}(x, y)$ 
OR  
 $G^* = \text{MAX}(x, y)$

- ▶ AND, OR truth tables easier to derive due to their controlling values:
  - ▶  $0 \cdot \frac{1}{2} = 0$ ,  $1 + \frac{1}{2} = 1$

▶ 13

Asynchronous Control Circuit Design - L4 9/6/2016

## Ternary Gate Functions Properties

- ▶ Property 1:
  - ▶ If one or more ternary gate or logic network inputs are changed  $1 \rightarrow 1/2$ , or  $0 \rightarrow 1/2$ , the ternary outputs will either remain unchanged or change to  $1/2$
- ▶ Property 2:
  - ▶ If one or more ternary gate or logic network inputs are changed  $1/2 \rightarrow 1$ , or  $1/2 \rightarrow 0$ , the ternary outputs will either remain unchanged or change to 0 or 1
- ▶ Proof:
  - ▶ E.B. Eichelberger – *Hazard Detection in Combinational and Sequential Switching Circuits*, IBM Journal, 1965.

▶ 14

Asynchronous Control Circuit Design - L4 9/6/2016

## Hazard Detection using Ternary Algebra

### ▶ Theorem 1:

- ▶ A combinational logic network contains a hazard for an input vector transition from A to B, where:

- ▶  $A = (a_1, \dots, a_p, a_{p+1}, \dots, a_n)$
- ▶  $B = (\underline{a_1}, \dots, \underline{a_p}, a_{p+1}, \dots, a_n)$
- ▶  $A/B = (\underline{1/2}, \dots, \underline{1/2}, a_{p+1}, \dots, a_n)$

- ▶ iff (if and only if)

1.  $f(A) = f(B) \neq 1/2$
2.  $f(A/B) = 1/2$

### ▶ Proof:

- ▶ Based on previous properties

▶ 15

Asynchronous Control Circuit Design - L4 9/6/2016

## Hazard Detection using Ternary Algebra

- ▶ For functions  $f_1, f_2$

- ▶ Consider input change:

- ▶  $w'x'y' \rightarrow wx'y'$


- ▶ is a hazard produced for  $f_1, f_2$ ?

- ▶ Must determine:

- ▶  $f(w', x', y')$ ,
- ▶  $f(\underline{1/2}, \underline{1/2}, y')$ ,
- ▶  $f(w, x, y')$

- ▶ Outcome:

- ▶  $(1, \underline{1/2}, 1)$
- ▶  $f_1, f_2$  both contain a hazard



▶ 16

Asynchronous Control Circuit Design - L4 9/6/2016



## Additional Hazards in Sequential Circuits

- ▶ **Critical Race**
  - ▶ If order of changes in state variables affects final state, race is critical
  - ▶  $11 \rightarrow 10 \rightarrow 00$ , or,  $11 \rightarrow 01 \rightarrow 00$
- ▶ **Essential Hazard**
  - ▶ Critical race between input and feedback change – must add delay to fix
  - ▶ Property of FSM specification
- ▶ **Essential Hazard Detection:**
  - ▶ for input vector  $A \rightarrow B$ ,
  - ▶ If single change (A, B) produces different states and output to three changes, i.e.  $(A \rightarrow B, A, B)$  circuit contains an **Essential Hazard**


▶ 17

Asynchronous Control Circuit Design - L4 9/6/2016

## Essential Hazard Example

	x	
y1y0	0	1
1 (00)	1, 0	2, 0
2 (01)	3, 0	2, 0
3 (11)	3, 0	4, 0
4 (10)	1, 1	4, 1


- ▶  $\delta_0, \delta_1$  are feedback delays for state signals  $Y_1, Y_0$ 
  - ▶  $Y_1, Y_0 \rightarrow y_1, y_0$



▶ 18

Asynchronous Control Circuit Design - L4 9/6/2016

## Sequential Hazard Analysis



### ▶ Sequential Circuit Model:

- ▶ Input vector  $(x_1 \dots x_m)$  changes
- ▶ Next State signals  $(Y_1 \dots Y_n)$  change as a response to input change
- ▶ Current State signals  $(y_1 \dots y_n)$  change as a response to next state change

▶ 19

Asynchronous Control Circuit Design - L4 9/6/2016

## Sequential Hazard Analysis

### ▶ Eichelberger's Two-Step Approach:

- ▶ Procedure/Step 1 – Determine all **changing**  $Y$  signals
  1. Set changing input vector signals to intermediate  $1/2$  values, and all other  $x$  or  $y$  signals to their previous values
  2. Evaluate  $Y_i$  functions to determine changes from 1 or 0 to  $1/2$
  3. Propagate any  $1/2 Y_i$  change to corresponding  $y_i$  change and repeat process until no further changes to  $Y_i$  occur
- ▶ Procedure/Step 2 – Determine all **stabilising**  $Y$  signals
  - ▶ Set changing input vector signals to their final values, 1 or 0, and all other  $x$  or  $y$  signals to their previous values, as determined by Procedure 1
  - ▶ Evaluate  $Y_i$  functions to determine changes from  $1/2$  to 1 or 0
  - ▶ Propagate any 0 or 1  $Y_i$  change to corresponding  $y_i$  change and repeat process until no further changes to  $Y_i$  occur

▶ 20

Asynchronous Control Circuit Design - L4 9/6/2016

## Sequential Hazard Analysis


- ▶ **Theorem 2:**
  - ▶ If  $Y_k = 1(0)$  after applying Procedures A and B to a sequential circuit for a given input change starting from a given internal state, then the  $Y_k$  signal must stabilise at 1(0) for this transition, regardless of the values of the finite delays of the logic gates
- ▶ **Proof:**
  - ▶ Based on previous Theorem (Theorem 1)

▶ 21

Asynchronous Control Circuit Design - L4 9/6/2016

## Sequential Hazard Analysis - Example

- ▶ Determine whether  $00 \rightarrow 11$  change in  $x_1, x_2$  inputs results in indeterminate final state



	$x_1$	$x_2$	$y_1$	$y_2$	$B_1$	$B_2$	$B_3$	$B_4$	$B_5$	$B_6$	$Y_1$	$Y_2$
1	0	0	0	0	1	1	0	0	0	0	0	0
2	$\frac{1}{2}$	$\frac{1}{2}$	0	0	$\frac{1}{2}$	$\frac{1}{2}$	0	0	0	$\frac{1}{2}$	0	$\frac{1}{2}$
3	$\frac{1}{2}$	$\frac{1}{2}$	0	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	0	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$
4	1	1	$\frac{1}{2}$	$\frac{1}{2}$	0	0	$\frac{1}{2}$	0	$\frac{1}{2}$	1	$\frac{1}{2}$	1
5	1	1	$\frac{1}{2}$	1	0	0	$\frac{1}{2}$	0	1	1	$\frac{1}{2}$	1

(b)

▶ 22

Asynchronous Control Circuit Design - L4 9/6/2016

## Ternary Simulation Characteristics


- ▶ For  $n$  feedback lines, at most  $2 \times n$  evaluations are required
- ▶ Hazards and Races are detected automatically
- ▶ **Optimisations**
  - ▶ During Procedure A, any gate with output at  $1/2$  need not be further considered, since output cannot change further
  - ▶ During Procedure B, any gate with output different from  $1/2$  need not be further considered, since again its output cannot change further
    - ▶ In both cases remove gate from simulation queue

## Signal Transition Graph (STG) -based Logic Synthesis

of Asynchronous Control

## Understanding SI Model

- ▶ Check circuit for disabled transitions in State Graph:



- ▶ There are no disabled transitions  
 $1^* \rightarrow 1$  or  $0^* \rightarrow 0$  in the State Graph

- ▶ Thus circuit is SI


- ▶ This analysis assumes the unbounded delay model

▶ 25

Asynchronous Control Circuit Design - L4 9/6/2016

## Understanding SI Model

- ▶ Check circuit for disabled transitions in State Graph:





- ▶ Disabled transitions  $1^* \rightarrow 1$  or  $0^* \rightarrow 0$  in the State Graph

- ▶ Thus circuit is not SI
- ▶ Circuit is also not semi-modular

- ▶ This analysis assumes the unbounded delay model

▶ 26

Asynchronous Control Circuit Design - L4 9/6/2016



## Token flow

Timing diagram showing signals x, y, and z. x is high from t1 to t2. y is high from t1 to t3. z is high from t2 to t3.

Circular token flow diagram with nodes  $x+$ ,  $y+$ ,  $z+$ ,  $x-$ ,  $y-$ ,  $z-$  and transitions between them.

▶ 29
Asynchronous Control Circuit Design - L4 9/6/2016

## State graph

Circular token flow diagram with nodes  $x+$ ,  $y+$ ,  $z+$ ,  $x-$ ,  $y-$ ,  $z-$  and transitions between them.

State graph showing states  $xyz$  (000, 100, 101, 110, 111, 011, 010, 001) and transitions labeled with  $x+$ ,  $x-$ ,  $y+$ ,  $y-$ ,  $z+$ ,  $z-$ .


▶ 30
Asynchronous Control Circuit Design - L4 9/6/2016

## Next-state functions

$$x = \bar{z} \cdot (x + \bar{y})$$

$$y = z + x$$

$$z = x + \bar{y} \cdot z$$



▶ 31


Asynchronous Control Circuit Design - L4 9/6/2016

## Gate netlist

$$x = \bar{z} \cdot (x + \bar{y})$$

$$y = z + x$$

$$z = x + \bar{y} \cdot z$$




▶ 32

Asynchronous Control Circuit Design - L4 9/6/2016




## Design flow



▶ 33

Asynchronous Control Circuit Design - L4 9/6/2016


## VME Bus Example



▶ 34

Asynchronous Control Circuit Design - L4 9/6/2016


## STG for READs



▶ 35


Asynchronous Control Circuit Design - L4 9/6/2016

## NEED Choice to select between READ OR WRITE



▶ 36

Asynchronous Control Circuit Design - L4 9/6/2016




## SI Asynchronous Circuit Synthesis

- ▶ **Goal:**
  - ▶ Derive a hazard-free circuit under a given delay model and mode of operation
- ▶ **Speed Independence**
  - ▶ Unbounded gate / environment delays
  - ▶ Certain wire delays shorter than certain paths in the circuit
    - ▶ Wires LONGER than GATES!!!
- ▶ **SI Implementability Conditions**
  - ▶ Consistency
    - ▶ Signal transitions alternate in all PTnet paths and thus Reachability Graph
  - ▶ Complete State Coding (CSC)
    - ▶ Each pair of Reachability Graph States have different state encoding, or if they share the same encoding, they enable different non-input (output) signals → distinguishable
  - ▶ Persistency → Semi-Modularity
    - ▶ Outputs cannot be disabled once enabled, Inputs cannot be disabled by Outputs



▶ 38

Asynchronous Control Circuit Design - L4 9/6/2016


## Design flow



## STG for the READ cycle




## Reachability Graph – Binary Encoding



▶ 41

Asynchronous Control Circuit Design - L4 9/6/2016


## Reachability Graph – Binary Encoding



▶ 42

Asynchronous Control Circuit Design - L4 9/6/2016


## Defining Excitation and Quiescent Regions



▶ 43

Asynchronous Control Circuit Design - L4 9/6/2016

## Forming the Next State Function



▶ 44

Asynchronous Control Circuit Design - L4 9/6/2016


## Extracting the Boolean Expression of the Next State Function

		LDS = 0				LDS = 1			
		DTACK DSr				DTACK DSr			
D	LDTACK	00	01	11	10	00	01	11	10
00	00	0	0	-	1	-	-	-	1
01	01	-	-	-	-	-	-	-	-
11	11	-	-	-	-	-	1	1	1
10	10	0	0	-	0	0	0	-	0/1?

▶ 45

Asynchronous Control Circuit Design - L4 9/6/2016


## Design flow



▶ 46

Asynchronous Control Circuit Design - L4 9/6/2016


## Concurrency Reduction (Manual/Automatic) at State Graph Level



▶ 47

Asynchronous Control Circuit Design - L4 9/6/2016

## Concurrency Reduction – Migration to STG/PTnet Level




▶ 48

Asynchronous Control Circuit Design - L4 9/6/2016




## State Encoding Conflicts



▶ 49

Asynchronous Control Circuit Design - L4 9/6/2016


## Resolving Conflicts through Signal Insertion



▶ 50


Asynchronous Control Circuit Design - L4 9/6/2016

## Signal Insertion



Asynchronous Control Circuit Design - L4 9/6/2016

## Design flow



▶ 52

Asynchronous Control Circuit Design - L4 9/6/2016

## Complex-Gate Implementation

$$LDS = D + csc$$

$$DTACK = D$$

$$D = LDTACK \cdot csc$$

$$csc = DSr \cdot (csc + \overline{LDTACK})$$

▶ 53

Asynchronous Control Circuit Design - L4 9/6/2016

## Implementability Conditions - Revisited

- ▶ **Consistency**
  - ▶ Rising and falling transitions of each signal alternate in any trace
- ▶ **Complete state coding (CSC)**
  - ▶ Next-state functions correctly defined
- ▶ **Persistency**
  - ▶ No event can be disabled by another event (unless they are both inputs)

▶ 54

Asynchronous Control Circuit Design - L4 9/6/2016

## Implementability Conditions - Revisited

- ▶ Consistency + CSC + persistency




- ▶ There exists a speed-independent circuit that implements the behavior of the STG
  - ▶ under the assumption that any Boolean function can be implemented with one complex gate

▶ 55



Asynchronous Control Circuit Design - L4 9/6/2016



## Understanding Persistency

Speed independence  $\Rightarrow$  glitch-free output behavior under any delay


▶ 56

Asynchronous Control Circuit Design - L4 9/6/2016






## Synthesis Exercise



- ▶ Derive circuits for outputs  $x$  and  $z$ 
  - ▶ Both complex gate and C-element based implementations


▶ 71

## Synthesis Exercise – $x$ Output



▶ 72


## Synthesis Exercise – z Output



▶ 73

Asynchronous Control Circuit Design - L4 9/6/2016

## Logic Decomposition - Example




▶ 74

Asynchronous Control Circuit Design - L4 9/6/2016




### Logic Decomposition - Example



► Can we decompose  $yz$  into an independent AND gate?



► 75



### Logic Decomposition - Example




► Introduce common factor signal  $s = yz$

► 76






### Timing Assumptions Example – SI Netlist – Adding Timing Assumptions




▶ 81

### Timing Assumptions Example – SI Netlist – Adding Timing Assumptions – State Graph



▶ 82


## Timing Assumptions Example – SI Netlist – Adding Timing Assumptions – State Graph



▶ 83

Asynchronous Control Circuit Design - L4 9/6/2016


## Timing Assumptions Example – SI Netlist – Adding Timing Assumptions – State Graph



▶ 84


Asynchronous Control Circuit Design - L4 9/6/2016

## Timing Assumptions Example – SI Netlist – Adding Timing Assumptions – Boolean Logic




▶ 85

## Timing Assumptions Example – SI Netlist – Adding Timing Assumptions – Boolean Logic



▶ 86


### Timing Assumptions Example – SI Netlist with Timing Constraint



▶ 87

Asynchronous Control Circuit Design - L4 9/6/2016

### Timing Assumptions Example – SI Netlist with Timing Constraint



▶ 88

Asynchronous Control Circuit Design - L4 9/6/2016

## STG Logic Synthesis - Conclusions

- ▶ STGs have a high expressiveness power at a low level of granularity (similar to FSMs for synchronous systems)
- ▶ Very effective approach for asynchronous control circuit design
- ▶ Not suitable for datapath design
- ▶ Circuits with choice require attention for determinism (no confusion!)
- ▶ Synthesis from STGs can be fully automated
- ▶ Synthesis tools often suffer from the state explosion problem (symbolic techniques are used)
  - ▶ State Space generation is exponential