















Algebra $S_0 = S_{1,b} + S_{2,c}$ $+ S_{0,c}(a+b)$ $S_1 = S_{0,a} + S_{1,c}$	FSM		Inter. FSMs	
$S_2 = S_0.D + S_2.i$ x = S_0.a + S_1 + S_2.a	State Space	Choice	Concurrency	Superpropriation
Algebra	Implicit	Implicit	Implicit	Implicit
FSM	Explicit	Explicit	Implicit	Implicit
Inter. FSMs	Implicit	Explicit	Explicit	Implicit
PTNet	Implicit	Explicit	Explicit	Explicit



















































































Asynchronous Control Circuit Area

Benchmark	Petrify	Optimist	Expose
alloc-outbound	66	258	30
c3	12	198	13
count2	Irresolvable CSC	302	178
dff	44	304	20
duplicator	93	228	111
full	44	264	102
half	43	198	148
monkey	N/A	1148	181
rpdft	34	214	25
semi-decoupled	86	242	208
vbe6a	132	732	237

51

Asynchronous Control Circuit Design - L6 6/29/2015





