




ESD Electronic Systems Design
Synthesis Verification Testing Power Communication




Modeling and Synthesis of the Network in Distributed Embedded Systems

Emad Ebeid
University of Verona,
Italy
Emad.Ebeid@univr.it

Advisors:
Franco Fummi,
Davide Quaglia
University of Verona,
Italy



Outline




- Introduction & Problem statement
- Objectives
- Proposed Methodology
 - Modeling
 - Synthesis
 - Manipulation and DSE
 - Design validation
- Innovations
- Methodology implementation
- Unified case study
- Conclusions and future research opportunities

ESD Embedded Systems Design

Introduction

- **Distributed Embedded Systems (DES's)** are distributed applications of Networked Embedded Systems which are special-purpose, resource-constrained nodes interacting together by using:
 - Network interfaces;
 - Standardized protocols;
 - Wired/Wireless Channels.
- **DES design involves:**
 - HW/SW components;
 - Network;
 - Environment.




Emad Ebeid/ University of Verona 3/51

ESD Embedded Systems Design



Introduction (cont'd)



Temperature control of a building

- **Scenario:**
 - Hundreds of concurrent tasks.
 - Heterogeneous tasks.
 - Devices with different capabilities.
 - Wireless and wired channels.
 - Many communication protocols.
 - Nodes position affects system performance.
- **Questions:**
 - How many nodes?
 - How to assign tasks to nodes?
 - Which network protocols?
 - etc.



Emad Ebeid/ University of Verona 4/51







Problem statement

- **D**esign of DES needs a common representation of different aspects (HW, SW, computation, communication, and environment) and efficient simulation
- **M**ethodology should start from a standard representation of the requirements and the expected behavior of the whole distributed system
- **S**ynthesis and **A**utomatic design-space exploration of the network characteristics of the system (type of channels, protocols and related HW/SW interfaces) are required

Emad Ebeid/ University of Verona 7/51



Problem statement (cont'd)

- **S**imulation of the final system must be used to support analysis and synthesis steps
- **P**re-designed and **p**re-verified Intellectual Properties (IPs) should be reused at higher-level of abstraction

Emad Ebeid/ University of Verona 8/51

ESD Embedded Systems Design

Objectives

The thesis aims to provide a design methodology and tools for modeling and synthesis of the network in distributed embedded systems; the methodology should be based on:



- a *common representation framework* (e.g., based on UML with custom profiles, and Heterogeneous Intermediate Format (HIF) to model the different aspects of a DES
- a *mechanism to synthesize* the network from the common representation and to generate efficient simulations

9/51

ESD Embedded Systems Design

Proposed Methodology



10/51



Innovations

- A design methodology for DES
 - a unique, mathematical model to describe and manipulate DES's
 - a common representation framework to express the different aspects of DES's
- A methodology to model DES aspects
 - a novel UML *Network Profile*
 - a methodology to abstract and integrate heterogeneous IPs
- A technique to synthesize the network in distributed embedded systems
- A comprehensive design space exploration framework

Emad Ebeid/ University of Verona 11/51



Innovations (cont'd)

- A methodology to automatically validate the high-level models
- The *development* of four tools built upon the HIFSuite framework and an *upgrading* of SCNSL network simulator that were required to implement the proposed methodologies

Emad Ebeid/ University of Verona 12/51

ESD Elements Embedded Systems Design

Phase #1: Structural Modeling

Elements of Distributed Embedded Systems

The diagram illustrates the structural modeling of distributed embedded systems. It shows two nodes, each containing a task, connected by an abstract channel. The nodes are part of zones, and the zones are contiguous. Data flow is shown between tasks, and contiguity is shown between zones.

Emad Ebeid/ University of Verona 13/51



ESD Elements Embedded Systems Design

Phase #1: Behavioral Modeling

Behavioral Modeling of tasks (SD)


The diagram illustrates the behavioral modeling of tasks. On the left, a sequence diagram (SD) shows messages m_1 , m_2 , and m_3 between tasks D_0 , D_1 , and D_2 . On the right, a state machine (SM) shows states S_0 and S_1 with transitions for receive and send events.

Emad Ebeid/ University of Verona 14/51



Phase #1: UML/Profiles

- Platform-Independent Models (PIM)
 - UML
- MARTE Profile
- Lack of Formalism
- Lack of semantics
 - Device mobility
 - Network QoS
 - Error rate
 - Environmental modeling
 - etc.



Emad Ebeid/ University of Verona

15/51

Phase #1: Formalization

- Formal structural representation
- Formal behavioral representation
 - UNIVERCM
- Formalization of manipulation rules

Topology $T = \{F, R\}$
Entity $E = \{z, n, l\}$
Relation $R = \{f, ac, e\}$
Data flow $f = \{QoS, task_tr, task_rx\} \in \mathcal{F}$
Abstract Channel $ac = \{distance, QoS, cost, mobility, N\} \in \mathcal{AC}$
where: $Rs \in \mathcal{R}$

Node $n = \{mobility, power, \dots\} \in \mathcal{N}$
Link $l = \{QoS, cost, \dots\} \in \mathcal{L}$
Flow $f = \{Intr_od, packet_rx, packet_out_od\} \in \mathcal{F}$
where: $Rs = \{added_delay, added_error_rate\} \in \mathcal{R}$

Definitions of Elements


Hard and Soft

DEMUX

Delay

Divide/Aggregate

S0, S1, S2



Emad Ebeid/ University of Verona


16/51



Phase #1: UML Deployment diagram

EXAMPLE

Example of DES




Emad Ebeid/ University of Verona

17/51



Phase #1: UML Network Profile



Conf. Paper Published

DSD'13



Emad Ebeid/ University of Verona

18/51

ESD Elements Systems Design

Phase #1: UML Deployment diagram + Network Profile

EXAMPLE

Example of DES

The diagram illustrates a network profile with several nodes and abstract channels. Nodes include Room_0, Room_1, Room_2, Node_0 (Sensor), Node_1 (Router), Node_2 (Collector), Node_3 (Configurator), and Monitor_0. Abstract channels like DF_S2R, DF_R2C, DF_C2M, and DF_M2C are defined with properties such as dataFlow, errorRate, throughput, and blockT. Relationships are shown with data flows, configurations, and associations.

Emad Ebeid/ University of Verona 19/51

ESD Elements Systems Design

Phase #1: Model Abstraction

SysML



On the Reuse of RTL IPs for SysML Model Generation

The flowchart shows the process of model abstraction. It starts with a SysML platform containing Architecture (HW side) and Application (SW side). This leads to Customized Software (C++/Java) through Model-to-Model transformation. Customized Software is then used for Simulation for functional verification. RTL IPs (VHDL, Verilog, SystemC) are used to generate Customized Software via Proposed RTL-to-SysML abstraction methodology.

Emad Ebeid/ University of Verona 20/51


Conf. Paper Published MTV'12

IEEE

Phase #1: Model Abstraction



On the Reuse of Heterogeneous IPs into SysML Models for Integration Validation



Jour. Paper Published **JETTA**
Springer

Emad Ebeid/ University of Verona

21/51








Phase #2: Structural Network Synthesis

- Design process of the network infrastructure starting from a library of nodes and channels
 - Assignment of tasks onto nodes, data flows onto channels and nodes onto zones
- State-of-the-Art of structural synthesis
 - Communication-Aware Specification and Synthesis Environment (CASSE)
 - COmmunication Synthesis Infrastructure (COSI)
 - Network synthesis as solutions of an analytical optimization problem
 - CASSE and COSI limits:
 - Small networks;
 - Simple inter-node interactions;
 - Simple effect of the environment.

Emad Ebeid/ University of Verona


22/51







Phase #2: Manipulation

Structural Manipulation Approach: It aims to help the designer to optimize the synthesized network configuration





(a) Split: $n_0 \xrightarrow{C_{B1}} R \xrightarrow{C_{B2}} n_1$ becomes $n_0 \xrightarrow{C_A} n_1$
 (b) Divide: $n_0 \xrightarrow{C_A} n_1$ becomes $n_0 \xrightarrow{C_{B1}} R \xrightarrow{C_{B2}} n_1$



(a) $S \xrightarrow{CH} C$
 (b) $S \xrightarrow{CH1} R \xrightarrow{CH2} C$
 (c) $S \xrightarrow{CH1} R \xrightarrow{CH21} R \xrightarrow{CH22} C$
 (d) $S \xrightarrow{CH11} R \xrightarrow{CH12} R \xrightarrow{CH21} R \xrightarrow{CH22} C$

Emad Ebeid/ University of Verona
25/51

Phase #2: Manipulation (cont'd)

Rules for manipulation:

- Mathematical equations to prove equivalence regarding throughput and delay

$$D_{CH_A} = D_{CH_{B1}} + D_{CH_{B2}} + D_R$$


$$C_A = \min(C_{B1}, C_{B2})$$

$$\sum (D_{CH_B} + D_R) = D_{CH_A}$$

$$\min(C_{B1}, \dots, C_{B_n}) = C_A$$

⋮

Conf. Paper Published

MTV'13


Emad Ebeid/ University of Verona
26/51

ESD Elements Design Center

Phase #2: Network Synthesis and Simulation

- The analytical framework for Network synthesis does not capture:
 - Complex inter-node interactions (e.g., shared channel overhead)
 - The effect of the surrounding environment
- The optimal solution must be validated through simulation
 - SystemC Network Simulation Library (SCNSL)



Emad Ebeid/ University of Verona 27/51

ESD Elements Design Center

Phase #2: Network Synthesis

Relationship between Network synthesis, Manipulation and Design space exploration:


Emad Ebeid/ University of Verona 28/51

Phase #3: Design Space Exploration



It is a process to analyze the DES HW/SW tradeoffs along with network tradeoffs

- Which types of processors are needed?
- Which is the amount of memory needed?
- Which are the specifications of the required communication channel (e.g., delay, throughput, packet loss rate, etc.)?.



Emad Ebeid/ University of Verona


29/51

Phase #3: Design Space Exploration


Framework for DSE and Performance Analysis of DES

- SCoPE+
- SCNSL



Emad Ebeid/ University of Verona

30/51




Phase #3: Design Space Exploration (cont'd)

EXAMPLE


Example

- The case study consists of two types of cars (automatic and manual) and a semaphore.
- Cars are moving in a road which has a figure of 8 shape and the semaphore is located at the middle of the road.




Emad Ebeid/ University of Verona


31/51





Phase #3: Design Space Exploration (cont'd)




Results:










Conf. Paper Published

Rapido'14


Emad Ebeid/ University of Verona

32/51



Phase #4: Design Validation


- It is a process aims to generate an executable code from high-level models to validate them by simulation
- Generation of SystemC/TLM Code from UML/MARTE Sequence Diagrams for Verification



Code


Conf. Paper Published **DDECS'12**
IEEE

Emad Ebeid/ University of Verona 33/51



Phase #4: Design Validation

Generation of VHDL Code from UML/MARTE Sequence Diagrams for Verification



Code

Conf. Paper Published **DSD'12**
IEEE

Emad Ebeid/ University of Verona 34/51

ESD Elements System Design

Phase #4: Design Validation

Code

HDL Code Generation From UML/MARTE Sequence Diagrams For Verification and Synthesis

Jour. Paper submitted
DAES
 Springer

Emad Ebeid/ University of Verona 35/51

ESD Elements System Design



Methodology implementation



Tools Are:



1. UML2HIF
2. NSM
3. HIF2UML
4. N2S

Conf. Paper Published
UKSim'13

Emad Ebeid/ University of Verona 36/51












Unified Case study

Network
simulation
statistics












Emad Ebeid/ University of Verona


41/51






Unified Case study


Manipulation





(a) 


(b) 

(c) 

(d) 








Emad Ebeid/ University of Verona

42/51



ESD Elements System Design

European projects involvement

COMPLEX

- **COMPLEX** (COdesign and power Management in PPlatform-based design space EXploration):
 - Network-aware Design-Space Exploration.

TouchMore

- **TouchMore** (Automatic Customizable Tool-Chain for Heterogeneous Multicore Platform Software Development):
 - Abstraction of Heterogeneous IPs.



smac

- **SMAC** (SMARt Components & smart systems integration):
 - Environmental modeling.

Contrex

- **CONTREX** (COdesign and power Management in PPlatform-based design space EXploration):
 - Manipulation and a Framework for Design Space Exploration.



Emad Ebeid/ University of Verona 44/51



Reviewers remarks

- As Chapter 3 is one of the central chapters, I would appreciate to see a more general detailed overview/introduction on the individual mixed HW/SW design phases and an introduction the related terminology, i.e., *modeling, exploration, synthesis, validation*.
- A paragraph has been added to Section 3.1 to introduce the proposed methodology design phases.



Emad Ebeid/ University of Verona 45/51



Reviewers remarks

- As UML and its profiles cover a large set of different diagrams, a clear identification of the different types of *UML/SysML/MARTE diagrams* which are applied in each of the individual steps would be more appreciated.
- A paragraph has been added to Section 3.1.2 to highlight the used UML/SysML/MARTE diagrams.


Emad Ebeid/ University of Verona 46/51



Reviewers remarks

- In Section 1.3, the precision of objectives 1 and 2 may quite well benefit of some more *scientifically based justification*, consider i.e. to argue the impact of standards on industrial exploitation domains or benefits of model-based approached to support the proposed methodology.
- A paragraph has been added in sec 1.3, before the list of objectives, to clarify this point.



Emad Ebeid/ University of Verona 47/51



Publications & Submissions

- 11 conference papers
- 1 journal paper
- 2 submitted journal papers
- 1 submitted conference paper
- 2 PhD forums



Emad Ebeid/ University of Verona 48/51

Future research opportunities

- New manipulation rules for both structural and behavioral aspects of DES's
- Meta-models and design flow for mixed-criticalities DES
- Link between manipulation rules and optimization algorithms
- Extension to continuous time models by using SysML and SystemC AMS → dealing with Cyber-Physical Systems



Emad Ebeid/ University of Verona 49/51

Conclusions

- Methodology for DES's
- UML/*Network profile*
- Tool-chain for DSE and code generation
 - UML2HIF, NSM, HIF2UML and N2S
- Integration between DES's Simulators
 - SCNSL & SCoPE+
- Reused pre-designed and pre-verified IPs by abstracting and integrating them at UML level
- The overall design flow has been applied to a unified case study to evaluate its effectiveness and applicability

Emad Ebeid/ University of Verona 50/51



*Thank you
for
your attention*

Emad Ebeid/ University of Verona 51/51