


Controller Implementation--Part I

- Alternative controller FSM implementation approaches based on:
 - Classical Moore and Mealy machines
 - Time state: Divide and Counter
 - Jump counters
 - Microprogramming (ROM) based approaches
 - » branch sequencers
 - » horizontal microcode
 - » vertical microcode

CS 150 - Spring 2007 – Lec #14: Control Implementation - 1

Cascading Edge-triggered Flip-Flops

- Shift register
 - New value goes into first stage
 - While previous value of first stage goes into second stage
 - Consider setup/hold/propagation delays (prop must be > hold)




CS 150 - Spring 2007 – Lec #14: Control Implementation - 2

Cascading Edge-triggered Flip-Flops

- Shift register

- New value goes into first stage
- While previous value of first stage goes into second stage
- Consider setup/hold/propagation delays (prop must be $>$ hold)




CS 150 - Spring 2007 - Lec #14: Control Implementation - 3

Clock Skew

- The problem

- Correct behavior assumes next state of all storage elements determined by all storage elements at the same time
- Difficult in high-performance systems because time for clock to arrive at flip-flop is comparable to delays through logic (and will soon become greater than logic delay)
- Effect of skew on cascaded flip-flops:




original state: IN = 0, Q0 = 1, Q1 = 1

due to skew, next state becomes: Q0 = 0, Q1 = 0, and not Q0 = 0, Q1 = 1

CS 150 - Spring 2007 - Lec #14: Control Implementation - 4

Why Gating of Clocks is Bad!




Do NOT Mess With Clock Signals!

CS 150 - Spring 2007 – Lec #14: Control Implementation - 5


Why Gating of Clocks is Bad!

LD generated by FSM
shortly after rising edge of CLK



Runt pulse plays HAVOC with register internals!

NASTY HACK: delay LD through
negative edge triggered FF to
ensure that it won't change during
next positive edge event




Clk skew PLUS LD delayed by half clock cycle ...
What is the effect on your register transfers?

Do NOT Mess With Clock Signals!

CS 150 - Spring 2007 – Lec #14: Control Implementation - 6


Why Gating of Clocks is Bad!



Do NOT Mess With Clock Signals!

CS 150 - Spring 2007 – Lec #14: Control Implementation - 7

Why Gating of Clocks is Bad!



Do NOT Mess With Clock Signals!

CS 150 - Spring 2007 – Lec #14: Control Implementation - 8

Alternative Ways to Implement Processor FSMs

- "Random Logic" based on Moore and Mealy Design
 - Classical Finite State Machine Design
- Divide and Conquer Approach: Time-State Method
 - Partition FSM into multiple communicating FSMs
- Exploit Logic Block Functionality: Jump Counters
 - Counters, Multiplexers, Decoders
- Microprogramming: ROM-based methods
 - Direct encoding of next states and outputs


CS 150 - Spring 2007 – Lec #14: Control Implementation - 9

Random Logic

- Perhaps poor choice of terms for "classical" FSMs
- Contrast with structured logic: PLA, FPGA, ROM-based (latter used in microprogrammed controllers)
- Could just as easily construct Moore and Mealy machines with these components


CS 150 - Spring 2007 – Lec #14: Control Implementation - 10

Moore Machine State Diagram



CS 150 - Spring 2007 - Lec #14: Control Implementation - 11


Memory-Register Interface Timing



Valid data latched on IF2 to IF3 transition because data must be valid before Wait can go low

CS 150 - Spring 2007 - Lec #14: Control Implementation - 12

Moore Machine Diagram



16 states, 4 bit state register

Next State Logic: 9 Inputs, 4 Outputs

Output Logic: 4 Inputs, 18 Outputs

These can be implemented via ROM or PAL/PLA

Next State: 512 x 4 bit ROM

Output: 16 x 18 bit ROM

CS 150 - Spring 2007 – Lec #14: Control Implementation - 13

Moore Machine State Table

Reset	Wait	IR<15>	IR<14>	AC<15>	Current State	Next State	Register Transfer Ops
1	X	X	X	X	X	RES (0000)	
0	X	X	X	X	RES (0000)	IF0 (0001)	0 → PC
0	X	X	X	X	IF0 (0001)	IF1 (0001)	PC → MAR, PC + 1 → PC
0	0	X	X	X	IF1 (0010)	IF1 (0010)	
0	1	X	X	X	IF1 (0010)	IF2 (0011)	
0	1	X	X	X	IF2 (0011)	IF2 (0011)	MAR → Mem, Read,
0	0	X	X	X	IF2 (0011)	IF3 (0100)	Request, Mem → MBR
0	0	X	X	X	IF3 (0100)	IF3 (0100)	MBR → IR
0	1	X	X	X	IF3 (0100)	OD (0101)	
0	X	0	0	X	OD (0101)	LD0 (0110)	
0	X	0	1	X	OD (0101)	ST0 (1001)	
0	X	1	0	X	OD (0101)	AD0 (1011)	
0	X	1	1	X	OD (0101)	BR0 (1110)	

CS 150 - Spring 2007 – Lec #14: Control Implementation - 14

Moore Machine State Table

Reset	Wait	IR<15>	IR<14>	AC<15>	Current State	Next State	Register Transfer Ops
0	X	X	X	X	LD0 (0110)	LD1 (0111)	IR → MAR
0	1	X	X	X	LD1 (0111)	LD1 (0111)	MAR → Mem, Read, Request, Mem → MBR
0	0	X	X	X	LD1 (0111)	LD2 (1000)	
0	X	X	X	X	LD2 (1000)	IF0 (0001)	MBR → AC
0	X	X	X	X	ST0 (1001)	ST1 (1010)	IR → MAR, AC → MBR
0	1	X	X	X	ST1 (1010)	ST1 (1010)	MAR → Mem, Write, Request, MBR → Mem
0	0	X	X	X	ST1 (1010)	IF0 (0001)	
0	X	X	X	X	AD0 (1011)	AD1 (1100)	IR → MAR
0	1	X	X	X	AD1 (1100)	AD1 (1100)	MAR → Mem, Read, Request, Mem → MBR
0	0	X	X	X	AD1 (1100)	AD2 (1101)	
0	X	X	X	X	AD2 (1101)	IF0 (0001)	MBR + AC → AC
0	X	X	X	0	BR0 (1110)	IF0 (0001)	
0	X	X	X	1	BR0 (1110)	BR1 (1111)	
0	X	X	X	X	BR1 (1111)	IF0 (0001)	IR → PC

CS 150 - Spring 2007 – Lec #14: Control Implementation - 15


Moore Machine State Transition Table

- Observations:
 - Extensive use of Don't Cares
 - Inputs used only in a small number of state
e.g., AC<15> examined only in BR0 state
IR<15:14> examined only in OD state
- Some outputs always asserted in a group
- ROM-based implementations cannot take advantage of don't cares
- However, ROM-based implementation can skip state assignment step

CS 150 - Spring 2007 – Lec #14: Control Implementation - 16

Synchronous Mealy Machines



- Standard Mealy Machine has asynchronous outputs
- Change in response to input changes, independent of clock
- Revise Mealy Machine design so outputs change only on clock edges
- One approach: non-overlapping clocks



CS 150 - Spring 2007 – Lec #14: Control Implementation - 17

Synchronous Mealy Machines

Case I: Synchronizers at Inputs and Outputs




A asserted in Cycle 0, f becomes asserted after 2 cycle delay!

This is clearly overkill!

CS 150 - Spring 2007 – Lec #14: Control Implementation - 18

Synchronous Mealy Machine

Case II: Synchronizers on Inputs




A asserted in Cycle 0, f follows in next cycle

Same as using delayed signal (A') in Cycle 1!

Synchronous Mealy Machines

Case III: Synchronized Outputs



A asserted during Cycle 0, f' asserted in next cycle

Effect of f delayed one cycle

Synchronous Mealy Machines

- Implications for Processor FSM Already Derived
- Consider inputs: Reset, Wait, IR<15:14>, AC<15>
 - Latter two already come from registers, and are sync'd to clock
 - Possible to load IR with new instruction in one state & perform multiway branch on opcode in next state
 - Best solution for Reset and Wait: synchronized inputs
 - » Place D flipflops between these external signals and the control inputs to the processor FSM
 - » Sync'd versions of Reset and Wait delayed by one clock cycle

Time State Divide and Conquer

- Overview
 - Classical Approach: Monolithic Implementations
 - Alternative "Divide & Conquer" Approach:
 - » Decompose FSM into several simpler communicating FSMs
 - » Time state FSM (e.g., IFetch, Decode, Execute)
 - » Instruction state FSM (e.g., LD, ST, ADD, BRN)
 - » Condition state FSM (e.g., $AC < 0$, $AC \neq 0$)

Time State (Divide & Conquer)


Time State FSM

Most instructions follow same basic sequence


Differ only in detailed execution sequence

Time State FSM can be parameterized by opcode and AC states


Instruction State:
stored in IR<15:14>



Condition State:
stored in AC<15>



CS 150 - Spring 2007 - Lec #14: Control Implementation - 23



Time State (Divide & Conquer)

Generation of Microoperations

```


0 → PC: Reset
PC + 1 → PC: T0
PC → MAR: T0
MAR → Memory Address Bus: T2 + T6 • (LD + ST + ADD)
Memory Data Bus → MBR: T2 + T6 • (LD + ADD)
MBR → Memory Data Bus: T6 • ST
MBR → IR: T4
MBR → AC: T7 • LD
AC → MBR: T5 • ST
AC + MBR → AC: T7 • ADD
IR<13:0> → MAR: T5 • (LD + ST + ADD)
IR<13:0> → PC: T6 • BRN
1 → Read/Write: T2 + T6 • (LD + ADD)
0 → Read/Write: T6 • ST
1 → Request: T2 + T6 • (LD + ST + ADD)
  
```

Jump Counter

Concept

Implement FSM using MSI functionality: counters, mux, decoders

Pure jump counter: only one of four possible next states




Hybrid jump counter:

Multiple "Jump States" — function of current state + inputs

Jump Counters

Pure Jump Counter





NOTE: No inputs to jump state logic

Logic blocks implemented via discrete logic, PLAs, ROMs

Jump Counters

Problem with Pure Jump Counter


Difficult to implement multi-way branches



CS 150 - Spring 2007 – Lec #14: Control Implementation - 27

Jump Counters

Hybrid Jump Counter




Load inputs are function of state and FSM inputs

CS 150 - Spring 2007 – Lec #14: Control Implementation - 28

Jump Counters

Implementation Example

State assignment attempts to take advantage of sequential states



CS 150 - Spring 2007 – Lec #14: Control Implementation - 29

Jump Counters

Implementation Example, Continued

$$CNT = (s_0 + s_5 + s_8 + s_{10}) + \text{Wait} \cdot (s_1 + s_3) + \overline{\text{Wait}} \cdot (s_2 + s_6 + s_9 + s_{11})$$

$$\overline{CNT} = \overline{\text{Wait}} \cdot (s_1 + s_3) + \text{Wait} \cdot (s_2 + s_6 + s_9 + s_{11})$$

$$CLR = \text{Reset} + s_7 + s_{12} + s_{13} + (s_9 \cdot \overline{\text{Wait}})$$

$$\overline{CLR} = \overline{\text{Reset}} \cdot \overline{s_7} \cdot \overline{s_{12}} \cdot \overline{s_{13}} \cdot (s_9 + \text{Wait})$$

$$LD = s_4$$


Contents of Jump State ROM

Address	Contents (Symbolic State)
00	0101 (LD0)
01	1000 (ST0)
10	1010 (AD0)
11	1101 (BR0)

CS 150 - Spring 2007 – Lec #14: Control Implementation - 30

Jump Counters

Implementation Example, continued



CS 150 - Spring 2007 – Lec #14: Control Implementation - 31

Jump Counters


CLR, CNT, LD implemented via Mux Logic

$$\text{CLR} = \text{CLRm} + \text{Reset}$$

$$\text{CLR} = \text{CLRm} + \text{Reset}$$

Active Lo outputs:
hi input inverted at the output

Note that CNT is active hi on counter so invert MUX inputs!



CS 150 - Spring 2007 – Lec #14: Control Implementation - 32

Jump Counters

Microoperation implementation

$0 \rightarrow PC = \text{Reset}$
 $PC + 1 \rightarrow PC = S0$
 $PC \rightarrow MAR = S0$
 $MAR \rightarrow \text{Memory Address Bus} =$
 $\text{Wait} \cdot (S1 + S2 + S5 + S6 + S8 + S9 + S11 + S12)$
 $\text{Memory Data Bus} \rightarrow MBR = \text{Wait} \cdot (S2 + S6 + S11)$
 $MBR \rightarrow \text{Memory Data Bus} = \text{Wait} \cdot (S8 + S9)$
 $MBR \rightarrow IR = \text{Wait} \cdot S3$
 $MBR \rightarrow AC = \text{Wait} \cdot S7$
 $AC \rightarrow MBR = IR_{15} \cdot IR_{14} \cdot S4$
 $AC + MBR \rightarrow AC = \text{Wait} \cdot S12$
 $IR_{\langle 13:0 \rangle} \rightarrow MAR = (IR_{15} \cdot IR_{14} + IR_{15} \cdot IR_{14} + IR_{15} \cdot IR_{14}) \cdot S4$
 $IR_{\langle 13:0 \rangle} \rightarrow PC = AC_{15} \cdot S13$
 $1 \rightarrow \text{Read/Write} = \text{Wait} \cdot (S1 + S2 + S5 + S6 + S11 + S12)$
 $0 \rightarrow \text{Read/Write} = \text{Wait} \cdot (S8 + S9)$
 $1 \rightarrow \text{Request} = \text{Wait} \cdot (S1 + S2 + S5 + S6 + S8 + S9 + S11 + S12)$

Jump Counters: CNT, CLR, LD function of current state + Wait
Why not store these as outputs of the Jump State ROM?
Make Wait and Current State part of ROM address
32 x as many words, 7 bits wide

CS 150 - Spring 2007 – Lec #14: Control Implementation - 33

Controller Implementation Summary (Part I!)

- Control Unit Organization
 - Register transfer operation
 - Classical Moore and Mealy machines
 - Time State Approach
 - Jump Counter
 - Next Time:
 - » Branch Sequencers
 - » Horizontal and Vertical Microprogramming

CS 150 - Spring 2007 – Lec #14: Control Implementation - 34